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Summary
Climate change will be one of the biggest threatening challenges for mankind in the following decades. This
phenomenon is caused by global temperature rise on the surface of Earth which is called global warming.
The main reason for global warming is the increasing emissions of man-made greenhouse gases (GHGs) in
the atmosphere. Increasing population of the world will increase the total consumption and demand for
energy. More population together with the growing economy in the developing countries will increase the
amount of GHG emissions in the future if strict measures are not taken.
In order to mitigate the GHG emissions, the demanded energy must be supplied from carbon-free
resources such as hydro, wind, solar and etc. European Union (EU) as the third producer of GHG plays a
significant role in preventing the destructive consequences of the climate change from happening. EU is now
leading the world in harvesting green energy from offshore and onshore wind farms.
Due to the geographical location, average distance and size of newly constructed and planned offshore
wind farms, High Voltage Direct Current (HVdc) has been employed as the power transmission technology
by the project developers. The interconnections between the HVdc converters and offshore wind farms can
form a Multi-terminal HVdc (MT-HVdc) grid. The MT-HVdc grid can reduce the effects of fluctuation in
renewable energy generation, enhance the security of supply and improve the reliability.
Although a European offshore MT-HVdc grid connecting offshore wind farms to shore could provide
significant financial, technical and environmental benefits to the European electricity market, it has not been
yet realized due to a few technical drawbacks. The main obstacle to the establishment of an MT-HVdc grid is
immaturity of HVdc current interrupting technologies. The existing HVdc circuit breaker solutions suffer
from either long interruption time, high conduction losses or high implementation cost.
Therefore, the main objective of this thesis is to propose and study improved HVdc circuit breaker
topologies. The main challenges associated with the solid-state and hybrid dc circuit breakers include the
need for a large number semiconductor switches in their main breaker branch and large surge arresters to
limit the transient recovery voltage and absorb the system energy. This thesis proposes novel approaches for
improving the performance if HVdc circuit breakers in order to tackle the mentioned problems. Furthermore,
this thesis proposes a new type of dc circuit breaker with additional functionality as a current flow controller.
A comprehensive literature review on different types of HVdc circuit breakers including electromechanical,
solid-state and hybrid dc circuit breakers has been carried out. The dc circuit breakers have been classified in
several categories. The superiorities of each topology have been highlighted and the main drawbacks of each
dc circuit breaker type have been identified.
In order to reduce the conduction power losses of the solid-state dc circuit breaker a couple of topological
changes have been proposed and studied. Firstly, the semiconductor switches of the solid-state dc circuit
breaker are connected unidirectionally. This approach halves the number of series connected switches.
Secondly, a new current releasing branch is proposed and employed instead of the surge arrester branch.
The new current releasing branch limits the transient recovery voltage across the solid-state dc circuit breaker
more effectively and reduce the number of series connected switches. Therefore, the conduction power losses
of the solid-state dc circuit breaker can be reduced significantly using the proposed scheme.
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Unidirectional HVdc circuit breakers are technically attractive due to the less number of switches and
peripheral circuitries and also the reduced requirement for cooling systems. A unidirectional protection
strategy is proposed for the protection of MT-HVdc grid using the unidirectional dc circuit breakers. The
proposed strategy has been validated through the integration of unidirectional hybrid dc circuit breaker into
the MT-HVdc grid. In addition, the proposed unidirectional solid-state dc circuit breaker is integrated to the
MT-HVdc grid and the results are compared with the typical solutions.
Another identified issue is related to the requirement for employment of parallel branches in the
structure of main breaker unit and large surge arrester branch in the hybrid dc circuit breaker structure. A
superconducting fault current limiter unit is integrated into the hybrid dc circuit breaker and its impact on
the current interruption capability and the amount of absorbed energy by the surge arresters are assessed.
The results show a significant reduction in the maximum fault current interruption capability of the hybrid
dc circuit breaker after employment of superconducting fault current limiter. Moreover, the amount of
absorbed energy by the surge arresters is notably reduced. Furthermore, the size of the current limiting
inductor can be reduced without increasing the current interruption capability.
The number of required semiconductor switches by the hybrid dc circuit breaker can be comparable to
a converter station in some HVdc configurations. A novel concept of multi-port hybrid dc circuit breaker
is proposed for offshore MT-HVdc applications. The proposed hybrid dc circuit breaker has n ports and
can substitute n− 1 hybrid dc circuit breakers at a dc node with one converter station and n− 1 adjacent
transmission lines. The proposed scheme can mitigate the number of semiconductor switches and the size of
surge arresters dramatically, particularly when the number of adjacent transmission lines increases.
The power flow control is also one of the identified challenges in the realization of a complex form
of MT-HVdc grid called meshed HVdc grid. In order to control the power flow in the meshed HVdc
grids, additional power flow controller devices are required. A novel three-port hybrid dc circuit breaker is
proposed to address both protection and power flow problems in meshed HVdc grids. This circuit breaker
can connect a power converter station with two adjacent transmission lines. The proposed hybrid dc circuit
breaker possesses an embedded dual H-bridge current flow controller and can control the power flow in one
of the adjacent transmission lines. This method can reduce the number of required semiconductor switches
and the size of surge arresters, significantly.
Since this thesis proposes a few novel concepts in dc circuit breaker field, a notable amount of future work
can be planned. Briefly, the medium voltage implementation and tests of the proposed surge-less dc circuit
breaker, lab-scale prototype development of multi-port hybrid dc circuit breaker, and lab-scale prototype
implementation of the current flow controlling hybrid dc circuit breaker can be listed as some of the future
experimental works. In addition, the theoretic analysis will continue to cover the current commutation
process in the multi-port hybrid dc circuit breakers, failure modes of hybrid dc circuit breaker, common
failure modes of multi-port and current flow controlling hybrid dc circuit breaker and reliability analysis of
the multi-port and the current flow controlling hybrid dc circuit breakers.
Sumário
As alterações climáticas serão, nas próximas décadas, um dos mais ameaçadores desafios que a humanidade
enfrentará. Na sua origem está o aumento global da temperatura à superfície do planeta, fenómeno
habitualmente designado de aquecimento global. A principal causa do aquecimento global é o crescente
aumento das emissões de gases de efeito de estufa (GEE) para a atmosfera, com origem sobretudo na
atividade humana. O aumento da população, conjugado com o crescimento das economias, sobretudo
nos países em vias de desenvolvimento, traduzir-se-á no curto/médio prazo num aumento da procura de
energia, o que terá como consequência certa, no caso de não serem tomadas as medidas adequadas para o
seu controlo, o aumento das emissões de GEE.
De forma a mitigar as emissões de GEE, o aumento da procura de energia deverá ser satisfeita a partir de
fontes renováveis, livres de carbono, tais como as energias hídrica, eólica ou solar. Detendo a terceira posição
a nível mundial no que diz respeito às emissões de GEE, a União Europeia (UE) tem um papel determinante
na prevenção do aquecimento global, cujas consequências podem ser devastadores. A UE é atualmente líder
mundial na produção de energia verde com origem eólica, tendo centrais instaladas tanto em terra como ao
longo da plataforma marítima continental.
Devido à sua posição geográfica na plataforma marítima continental, à distância média a terra e ao
tamanho dos parques eólicos já construídos e projetados, a opção escolhida para transportar a energia
neles produzida tem sido a alta tensão em corrente contínua, HVdc na sigla inglesa. A constituição de
uma rede HVdc Multi-terminal (MT-HVdc), englobando vários parques eólicos localizados na plataforma
marítima continental, pode contribuir para a redução da flutuação na produção associada a este tipo de
energia, melhorando o aprovisionamento e a fiabilidade da rede de abastecimento. Apesar de apresentar
consideráveis vantagens a nível técnico e económico e, consequentemente, benefícios a nível ambiental,
a concretização deste objetivo não tem sido fácil, sobretudo devido a limitações técnicas. A principal
dificuldade prende-se com a imaturidade da tecnologia associada aos disjuntores para HVdc. As soluções
atualmente existentes apresentam limitações, nomeadamente no que diz respeito aos tempos de abertura
elevados e às perdas em condução, para além do elevado custo de implementação.
O objetivo principal desta tese é o de propor novas soluções tendo em vista a melhoria das topologias
dos disjuntores para HVdc. Os principais desafios associados aos disjuntores baseados em semicondutores
ou disjuntores dc híbridos prendem-se com a necessidade de incluir um elevado número de comutadores no
ramo principal do disjuntor, assim como um número elevado de supressores de sobretensões, por forma
a limitar o transitório de tensão e a absorver a energia do sistema. A tese propõe soluções inovadoras
para melhorar o desempenho dos disjuntores para HVdc com o objetivo minorar os problemas descritos.
Para além disso, é ainda proposto um novo tipo de disjuntor para HVdc, com funcionalidades adicionais,
nomeadamente um controlador de intensidade da corrente elétrica.
Após uma ampla revisão bibliográfica que incluiu diferentes tipos de disjuntores para HVdc - eletromecâni-
cos, de estado sólido e híbridos, estes foram classificados por categoria, tendo-se identificado as vantagens
apresentadas por cada topologia e os problemas associados a cada tipo.
Com o objetivo de reduzir as perdas em condução associadas aos disjuntores de estado sólido, foram
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estudadas e propostas algumas alterações de ordem topológica. A primeira delas prende-se com a uni-
direcionalidade da condução, medida que permite a redução para metade do número de comutadores
ligados em série. Em segundo lugar, é proposta a criação de um ramo alternativo para desviar a corrente em
alternativa ao ramo utilizado para suprimir sobretensões. O novo ramo limita a amplitude do transitório de
tensão aplicado ao disjuntor de estado sólido de forma mais eficiente, reduzindo igualmente o número de
comutadores ligados em série. Desta forma, as perdas de condução do disjuntor dc de estado sólido podem
ser significativamente reduzidas.
Os disjuntores unidirecionais para HVdc são tecnicamente atrativos devido ao menor número de
comutadores e circuitos periféricos necessários e, consequentemente, menores requisitos em termos do
sistema de arrefecimento associado. A estratégia proposta de proteção unidirecional para redes MT-
HVdc suportada por disjuntores unidirecionais para HVdc foi validada com a integração de um disjuntor
unidirecional híbrido para HVdc numa rede MT-HVdc, sendo os resultados obtidos comparados com outras
soluções já conhecidas.
Outro dos problemas identificados prende-se com a utilização de ramos em paralelo com o ramo principal
do disjuntor e no ramo supressor de sobretensões que fazem parte da estrutura do disjuntor dc híbrido.
Uma unidade supercondutora, limitadora da corrente de falha foi integrada no disjuntor dc híbrido, tendo
sido avaliado o seu impacto na capacidade de corte do disjuntor e na energia absorvida pelos supressores de
sobretensões. Os resultados mostram uma redução significativa da corrente de falha. Acresce também que a
quantidade de energia absorvida pelos supressores de sobretensões é notavelmente reduzida, ao passo que o
tamanho da bobine limitadora de corrente pode ser reduzida sem comprometer a capacidade de corte do
disjuntor.
O número de comutadores de estado sólido do disjuntor dc híbrido é comparável ao número de
comutadores de um conversor de potência para HVdc. Um novo conceito para disjuntor dc híbrido
multiporta é proposto para aplicações MT-HVdc localizadas na plataforma marítima continental. Este
disjuntor inclui n portas e pode substituir n-1 disjuntores dc híbridos existentes num nó dc constituido
por um conversor de potência e n-1 linhas de transmissão adjacentes. O esquema proposto mitiga o
número de comutadores de estado sólido e o tamanho dos supressores de sobretensões de forma dramática,
particularmente se existir um aumento no número de linhas de transmissão adjacentes. O controlo do
trânsito de potência é também um dos desafios identificados na conceção de um sistema MT-HVdc de maior
complexidade, denominado malha de redes MT-HVdc. O controlo do trânsito de potência nesta malha de
redes MT-HVdc requere controladores adicionais. Como forma de colmatar esta necessidade, é proposto um
novo disjuntor híbrido dc de três portas, o qual suporta funções de proteção e outras relacionadas com o
trânsito de potência em malha de redes MT-HVdc. Este disjuntor, que inclui no seu seio um controlador
de trânsito de corrente suportado por duas pontes H, permite interligar um conversor de potência a duas
linhas de transmissão adjacentes, sendo capaz de controlar o trânsito de potência numa dessas linhas. Este
método reduz o número de comutadores necessários e o tamanho dos supressores de sobretensões de forma
significativa.
Dado que esta tese propõe vários conceitos inovadores na área dos disjuntores dc, uma quantidade
apreciável de trabalho futuro pode ser desde já identificado. De forma breve, destaca-se a implementação e
teste do disjuntor proposto para média tensão sem supressor de sobretensões e o desenvolvimento de um
disjuntor dc híbrido multiporta e de um protótipo do disjuntor dc híbrido capaz de controlar o trânsito de
potência, ambos em escala laboratorial. Para além disto, a continuação da análise teórica incidirá no processo
de comutação de corrente nos disjuntores dc híbridos multiporta, na identificação dos modos de falha do
disjuntor dc híbrido e do disjuntor dc híbrido multiporta controlado por corrente e na análise da fiabilidade
do disjuntor dc híbrido multiporta controlado por corrente.
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Introduction & Literature
Review

1
Introduction
The Earth also has a thermostat, and until recently the Earth was in charge
of its own temperature setting. But much to the surprise of many scientists,
and the disbelief of almost everyone else, over the past two centuries some
of that control has been taken over by humans.
Tony Eggleton, A Short Introduction to Climate Change, 2012
1.1. General Background
1.2. Technical Motivation
1.3. Research Questions
1.4. Thesis Outline
1.1 General Background
According to the United States Environmental Protection Agency (US
EPA), climate change refers to "any significant change in the measures
of climate lasting for an extended period of time. In other words,
climate change includes major changes in temperature, precipitation,
or wind patterns, among other effects, that occur over several decades
or longer" [1]. The reality and significance of climate change have been
doubted by different groups, frequently. Even the climate scientists
have been accused of over-interpreting the human impacts on climate
system to attract media attention and funding for their research [2].
However, recent findings based on the available evidences confirm
that the impacts of climate change have been under-estimated by the
scientists. For instance, some of the key findings can be listed as
follows [2]:
• The rainfall has increased earlier than predicted in already rainy
areas.
• The global average sea level rise was equal to 3.4 mm/yr for period
between 1994 and 2009, which is 80% higher than the past IPCC1 1 Intergovernmental Panel on Climate Change
predictions.
• Increase in surface ocean temperature between 1963 and 2003 was
50% higher compared to the previous calculations.
• The melting of Arctic sea-ice phenomenon has accelerated signifi-
cantly exceeds the expectations.
• CO2 emissions can be fit to the worst-case scenarios developed in
1999.
Climate change is a consequence of global warming which refers
to the recent and ongoing rise in global average temperature near
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Earth’s surface [1]. The main cause of global warming is the high
emission of man-made Greenhouse Gases (GHGs) in the atmosphere
of Earth [3]. Figure 1.1 shows the atmospheric CO2 content since 1750
until 2000. Figure 1.2 depicts the global land-based temperature since
1880 until 2000 [4].
Figure 1.1: Atmospheric CO2 content from 1750
to 2000. The pale gray strip covers the range of
variation between the different studies [4].
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Figure 1.2: The global land-based temperature
anomaly (5-year running mean). The base pe-
riod for the anomaly (black line) is 1951-80 [4].
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Many years ago, environmental disruption has been related to
the population, consumption per person and damage per unit of
consumption by John P. Holdren [5]. Despite the simplicity of this
relation, it has been identified to be valid for GHG emissions in new
era. A very recent study on identification of key impact factors on
carbon emission based on the data of 125 countries figures out that
the key impact factors (KIFs) of global carbon emission are affluence2,2 Affluence represents the average consumption
of each person in the population. technology3 and population [6]. Figure 1.3 illustrates the significance
3 Technology represents the amount of damage
per unit of consumption. of each factor in global carbon emission.
The world population4 has been tripled since 1950. The world4 The world population in 1950 was 2.524 billion
and as April of 2017 it is almost 7.5 billion. population is foreseen to reach 9.268 billion till 2050, which is approx-
imately 23% more than the current population [7]. In other words,
the world will have almost 150000 additional people each day. The
increasing population requires to have access and consume more
resources to address its vital and also unessential needs. It is also pro-
jected that a large portion of the population growth is related with the
1.2. technical motivation 5
increase of population in the urban areas in developing countries [8].
Urban areas are the social center of human life and consumption. The
primary sources of energy consumption and hence GHG emissions
are cities. The cities emit almost 70% of the world’s GHGs [9].
Population
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Technology
KIFGofGglobalGlevelGcountries
28%
55%
17%
GlobalG
CarbonG
Emission
Figure 1.3: Key impact factors on global carbon
emission [6].
There is a global agreement that the world needs ambitious climate
change mitigation and adaptation plans of action [10]. The climate
change would have destructive effects on different aspects of human
life. The combined impact of climate change on global annual Gross
Domestic Product (GDP) is projected to be between 1.0% up to 3.3%,
until 2060. Climate induced damages from extreme events (e.g. hurri-
canes), as well as damages incurred due to energy and tourism are
expected to have a significant impact on a local scale [11,12]. The
hydro-power generation can be decreased in future due to the impacts
of climate change. For instance, hydro-power generation in Portugal
may decrease by 41% in 2050. Even considering the developments in
the solar and wind energy sectors, this can result in up to 17% higher
electricity prices [13].
The combustion of fossil fuels is by far the largest human source
of GHG emissions [14]. The GHG emissions should be mitigated at
both consumer and supply sides. However, the supply-side policies
can be more effective. Majority of consumers consume the energy
provided by the system. Therefore, supplying the consumer with
green energies in entire world is definitely required5, which is not 5 The electricity and heat production, as the pri-
mary source of global GHG emissions was re-
sponsible for a quarter of total GHG emissions
in 2014 [15].
straightforward. If the global temperature rise is to be kept under the
2 ◦C limit of the Paris agreement6 [10], one-third of the world’s oil
6 The Paris Agreement is an agreement within
the United Nations Framework Convention on
Climate Change (UNFCCC). This agreement
deals with the mitigation, adaptation and financ-
ing of global GHG emissions [10].
reserves, more than 90% of Australia’s coal reserves, and virtually all
Canada’s oil sands must be left in the ground [16].
1.2 Technical Motivation
European Union (EU) has been the third GHG emitter after China
and the United States (US), responsible for 10.9% of the global GHG
emissions [17]. As one of the main players in mitigating the GHG
emissions, EU had reduced its GHG emissions by 19.2% in 2012
as compared to its emissions in 1990 [18]. Wind, hydro and solar
energy resources are the main renewable energy resources in Europe.
Most of the suitable lands for harvesting these types of energy have
already been exploited. Particularly, the potential areas of wind
energy resources with capacity for massive power generation are
located near sea or offshore far from the consumption centers in
Europe [19].
The average rated capacity of turbines installed in 2016 was 4.8
MW, 15.4% larger than their size in 2015. In the last ten years, the
average size of wind farm has increased dramatically from 46.3 MW
to 379.5 MW for offshore wind farms under construction in 2016. The
average water depth of offshore wind farms with grid-connections in
2016 was 29.2 m and the average distance to shore was 43.5 km. Even,
plans for construction of offshore wind farms at 200 km distance from
the coast have been consented [20].
6 introduction
Considering the plant size, distance from consumption centers and
submarine transmission requirements, conventional ac transmission
link cannot be the best solution. However, due to the less power losses,
available submarine cables, less cable charging current and better
active and reactive power control the High-Voltage Direct Current
(HVdc) transmission technology has been identified to be the most
effective solution for integration of most of the offshore wind farms
into the conventional ac grid in Europe [19].
The HVdc substations can be interconnected and form a Multi-
terminal HVdc (MT-HVdc) grid. MT-HVdc grid can increase the
integration of all renewable energy resources e.g. hydro, wind and
solar from different geographical areas. Consequently, the integration
of renewable resources through an MT-HVdc grid can decrease their
variability due to the different weather conditions. The MT-HVdc grid
can increase the reliability and also the security of supply. Moreover,
the MT-HVdc grid can contribute into the stability of conventional ac
grid and also provide the ac grid with reactive power support [21].
In addition to the lack of investment and political motivation, there
are a couple of technical challenges toward realization of multi-GW
MT-HVdc grids. The main issues can be listed as follows:
• Power flow control.
• MT-HVdc protection.
A complex form of MT-HVdc grid with meshed connections is
called Meshed HVdc (M-HVdc) grid. The M-HVdc grid can face
power flow control problems. Typically, the power flow in the M-
HVdc grid is controlled by regulating the converters’ dc side voltage
considering the transmission line impedance. Due to the M-HVdc
grid topology, there are multiple paths for the current to circulate
between two different nodes. Several solutions have been proposed
in the literature including additional Current Flow Controller (CFC)
devices. However, their behavior under different conditions of the
M-HVdc grid must be investigated further [22].
Along with the development of MT-HVdc concept, the protection
issue has been identified as a major drawback of its realization. The
MT-HVdc grid protection is not as mature as the protection system
of the conventional ac grid [21]. The main issue is related to the dc
current interruption which has been an engineering challenge since
the dawn of HVdc technology. Due to the absence of natural zero
crossing point in dc current, the ac circuit breakers become useless
for dc applications [23].
The early research in this field led to development of mechani-
cal HVdc circuit breakers in 70s. The old mechanical HVdc circuit
breakers are designed based on the protection requirements of Line-
Commutated Converter (LCC) based point-to-point HVdc links. How-
ever, the protection requirements of MT-HVdc grids based on Voltage
Source Converters (VSCs) are different. The new protection require-
ments can be determined considering the power converter behavior
during the dc short circuit fault. Typically, the power converters with
1.3. research questions 7
less power losses are defenseless against the short circuit faults in their
dc side. The semiconductor components of these types of converters
are exposed to high currents during the dc fault condition and cannot
survive more than a few milliseconds without additional measures
[24]. Therefore, the development of fast HVdc circuit breakers is
strongly needed to protect the power converter stations.
On the other hand, the fault tolerant power converters can prevent
the dc fault current from propagation and provides the reactive power
support for the ac grid during the dc fault condition. These converter
topologies have more power losses than the other topologies [25].
The application of Fault Current Limiters (FCLs) in either ac or dc
sides of the power converters can also limit the peak of fault current.
The fault tolerant power converters and the FCL application may limit
the need for fast HVdc circuit breaker and also may reduce the circuit
breaker size. But, to keep the grid protection scheme seamless and
selective and to disconnect the faulty line from the healthy parts of
the grid, the HVdc circuit breakers will still be needed [21].
1.3 Research Questions
There is a little doubt that the dc Circuit Breakers (dcCBs) have to be
investigated further in order to propose more efficient solutions from
both electrical and economic points of view. The main objective of
this thesis is:
"to propose and study advanced solid-state and hybrid dc
circuit breaker topologies with improved technical perfor-
mances."
Five research questions and related methodologies that have been
addressed in this thesis are as follows:
1. Is it possible to reduce the conduction power losses of an SSCB by more
than 50%?
• Study the switching overvoltage in fast dcCBs interrupting load
or fault current.
• Propose a new topology considering the origin of overvoltage.
• Modeling and theoretic analysis of the proposed scheme.
• Propose the detailed design process for integration into the
MT-HVdc grid.
• Comprehensive computational analysis of the proposed scheme.
• Development and test of a small lab-scale prototype as proof of
concept.
2. How can an MT-HVdc grid be protected by unidirectional dcCBs?
• Propose a unidirectional protection strategy for protection of
MT-HVdc grid.
• Study the application and performance of unidirectional Hybrid
dc Circuit Breaker (HCB) in an MT-HVdc grid protected by the
proposed strategy.
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• Study the application and performance of the proposed dc
circuit breaker in chapter 3 in an MT-HVdc grid protected by
the proposed strategy.
3. What is the impact of SFCL on the current interruption capability of
proactive HCB in MT-HVdc grids protected by fast fault identification
relays?
• Introduce the fault current limiting HCB.
• Develop suitable models of superconducting fault current limit-
ing unit for simulation and analysis.
• Perform the analysis using the simplified model of a dc system.
• Computational analysis of the current limiting HCB in an MT-
HVdc grid protected by state of the art fast protective relays.
• Sensitivity analysis of the current limiting HCB
4. Is it possible to have a multi-port interrupting device instead of conven-
tional two-port dcCB concept for protection of MT-HVdc grid?
• Introduce the basic and generalized topology of a novel multi-
port HVdc circuit breaker.
• Perform the analysis using the simplified model of an MT-HVdc
grid.
• Computational analysis of the multi-port hybrid dc circuit breaker
in an MT-HVdc grid protected by state of the art fast protective
relays.
• Perform a comparison study considering the existing method.
5. Is it possible to have a dcCB which can control the power flow in the
MT-HVdc grid?
• Introduce the topology of a novel 3-port current flow controlling
hybrid HVdc circuit breaker.
• Perform the analysis using the simplified model of an MT-HVdc
grid.
• Computational analysis of the current flow controlling hybrid
dc circuit breaker in an MT-HVdc grid protected by state of the
art fast protective relays.
• Perform a comparison study considering the existing method.
1.4 Thesis Outline
This thesis is organized in five parts. Each part includes one or more
chapters dealing with the aforementioned topics.
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Part I. Introduction & Literature Review
Part I includes chapters 1 and 2. The general background and the
motivation for research on HVdc circuit breakers are presented in
chapter 1. The behavior of different power converters during dc
side short circuit fault has been surveyed in chapter 2. Thereafter, a
comprehensive literature review on different technologies of HVdc
circuit breakers has been carried out. Superiorities and drawbacks
associated with each type of dc circuit breakers have been highlighted
in chapter 2.
Part II. Surge-less dc Circuit Breaker & its Application in MT-HVdc
Chapters 3 and 4 are included in Part II. After exploring the transient
switching overvoltage issue in the fast dcCBs, a new topology of
surge-less SSCB called CRCB is proposed in chapter 3. The transient
recovery voltage across the proposed CRCB can be kept below 1.2 pu
and hence the CRCB does not require surge arresters for overvoltage
limiting. Suitable model of the proposed CRCB has been developed
and analysis has been carried out based on the developed model.
The results from detailed computational analysis based on Electro
Magnetic Transients Program (EMTP) of the proposed CRCB are
presented. The sensitivity of CRCB performance on variation of
its internal parameters and also the grid parameters are studied
through the computational sensitivity analysis. Finally, a small lab-
scale prototype is developed and tested in order to proof the proposed
concept.
The proposed CRCB in chapter 3 is a unidirectional type dcCB. In
order to clarify the application of unidirectional dcCBs in protection
of the MT-HVdc systems, a unidirectional protection strategy is intro-
duced in chapter 4. Firstly, the performance of unidirectional HCB
in protection of the MT-HVdc grid based on the proposed strategy
is investigated. Thereafter, the proposed CRCB is employed as the
protective device to protect the MT-HVdc grid. Finally, important
remarks on the application of unidirectional dcCBs in protection of
MT-HVdc grid based on the obtained results are provided.
Part III. Fault Current Limiting dc Circuit Breaker
Part III includes only chapter 5. Chapter 5 proposes the series connec-
tion of a superconducting based fault current limiter (SFCL) with an
HCB. The chapter aims to study the impacts of SFCL unit on different
parameters of dcCB including current interruption capacity, current
limiting inductor size and energy capability of surge arresters. The
novelty of this chapter is mainly due to performing this study for an
MT-HVdc grid protected by fast protective relays which typically does
not require fault current limiters. After theoretic evaluation of the
proposed scheme, detailed computational analysis have been carried
out to study the aforementioned impacts. The obtained results are
discussed and a computational sensitivity analysis is also carried out.
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Part IV. Multi-port HVdc Circuit Breakers
Two chapters are included in Part IV of this thesis. Chapter 6 presents
a novel topology of hybrid Multi-port dc Circuit Breaker (Mp-HCB).
Theoretic analysis of the Mp-HCB integrated into the MT-HVdc grid
is carried out. Thereafter, a comparison study between the existing so-
lution and the Mp-HCB is done. The performed analysis is validated
through a simulation study using a three-terminal grid model. More-
over, the functionality of Mp-HCB is examined through a simulation
study of a detailed MT-HVdc model with a state of the art protection
system.
Chapter 7 presents a new Current Flow Controlling dc Circuit
Breaker (CFCCB). Despite the conventional concept of dcCB, the
CFCCB has three ports and can connect a converter station with
two adjacent transmission lines. Firstly, the topology and operation
principles are presented and thereafter, the proposed scheme has
been analyzed theoretically. Results from computational analysis to
validate the functionality of the proposed CFCCB are demonstrated.
Finally, a comparison study has been carried out between the CFCCB
and the typical solution.
Part V. Conclusion & Future Work
Chapter 8 presents the general conclusions of this thesis and also a
brief proposal on future works is included in this chapter.
2
Literature Review
Money cannot buy everything, and at some point even the fattest wallet
empties out. By contrast, knowledge does not. We can always generate
more. .... Knowledge is the most democratic source of power.
Alvin Toffler, Powershift: Knowledge, Wealth, and Violence at the
Edge of the 21st Century, 1990.
2.1. Voltage Source Converters Under dc Fault
2.2. dc Circuit Breakers
2.3. Remarks
The general motivation behind the development of the MT-HVdc
grid is presented in the introduction chapter. Furthermore, it was
mentioned that the main challenge in the realization of MT-HVdc
grid is related to its protection.
The introduction of the Insulated Gate Bipolar Transistor (IGBT) in
the 90s paved the way for the realization of VSCs in high power and
voltage scales. The VSCs demonstrate enough outstanding features
(e.g. high controllability, black-start capability, power transfer reversal
without requirement for voltage reversal, no reactive power consump-
tion, etc) to be known as the best candidate to form the backbone of
the future MT-HVdc grids [19,21,26]. The VSC technology has been
operational by realization of conventional two-level converter topol-
ogy and nowadays it is represented by Modular Multilevel Converter
(MMC) topologies [27,28].
The behavior of different types of converters under dc side short
circuit fault condition are reviewed in this chapter. After that, differ-
ent technologies of dcCBs are surveyed and classified in four main
categories. Finally, the superiorities and drawbacks of each technol-
ogy are highlighted and the potential areas for further research are
identified.
Some parts of this chapter has been published in:
Mokhberdoran, A.; Carvalho, A.; Leite, H.; Silva, N., “A review on HVDC circuit breakers,” The 3rd Renewable Power Generation
Conference (RPG2014), 24-25 September, 2014, pp. 1-6, doi: http://10.1049/cp.2014.0859.
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2.1 Voltage Source Converters Under dc Fault
2.1.1 Conventional Voltage Source Converters
Conventional VSCs include two-level and three-level converters. The
two-level converters have been applied in several HVdc projects in-
cluding Estlink11, BorWin12, East-West Interconnect3 and etc [21].1 Estlink1 is an HVdc submarine power cable
between Estonia and Finland. The total length
of connection is 105 km and the power capacity
is equal to 350 MW. The dc side has two poles
and its voltage is ±150 kV.
2 BorWin1 is the first VSC-HVdc connection in
the world that has been built for importing
power from an offshore wind park to shore. Bor-
win1 is installed for for transferring the power
from the offshore wind park BARD Offshore 1
and other offshore wind farms in Germany near
Borkum to the ac power grid. The total length
of connection is 200 km and the power capacity
is equal to 400 MW. The dc side has has a bipole
configuration with the voltage of ±150 kV.
3 East-West Interconnect is an HVdc submarine
and subsoil power cable which connects the
British and Irish power grids. The total length
of connection is 261 km and the power capacity
is equal to 500 MW. The dc side has has a bipole
configuration with the voltage of ±200 kV.
Figure 2.1 shows a two-level VSC when a pole-to-ground short
circuit fault happens at its dc side. The pole-to-ground fault includes
two stages as follows [29]:
• Capacitor discharge stage
• Grid current feeding stage
After occurrence of a pole-to-ground fault at one of the poles of VSC,
the corresponding capacitor starts discharging with a high rate of rise
current due to the lower inductance between the capacitor and the
fault location [29]. The dc link voltage will not drop to zero and hence
no freewheel diode conduction occurs [29]. The capacitor discharging
stage continues until its voltage drops to below any grid phase voltage
[29]. At this time, the fault current will be supplied by the ac grid
[30], which can be considered as the forced response of the system.
Figure 2.1: Two-level VSC during pole-to-
ground short circuit dc fault.
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Figure 2.2 shows a two-level VSC when a pole-to-pole short circuit
fault happens at its dc side. The pole-to-pole fault includes three
stages as follows [29]:
• Capacitor discharge stage
• Diode free-wheel stage
• Grid current feeding stage
Upon occurrence of a pole-to-pole fault, both dc side capacitors start
discharging and cause a sharp fault current [29]. The capacitors dis-
charging stage continues until the voltage of dc link falls to zero [30].
At this time, the diode free-wheel stage starts due to the discharge of
cable inductance. This is the most severe phase for the VSC antipar-
allel diodes. During this stage the fault current flows through the
antiparallel diodes of the VSC. The initial value of free-wheel current
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can be very high and can immediately damage the diodes [30]. After
the diode free-wheel stage, the fault current will be supplied by the
ac grid [30]. Depending on the short circuit level of the ac grid, the
dc fault current can have a high steady-state value [31,32].
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Figure 2.2: Two-level VSC during pole-to-pole
short circuit dc fault.
Three-level converters have been utilized in two HVdc projects so
far including Murray link4 and Cross Sound Cable5 [33]. 4 Murray link is an HVdc link between Berri
in South Australia and Red Cliffs in Victoria,
connecting the two state electricity grids. The
total length of connection is 180 km and the
power capacity is equal to 220 MW. The dc side
has has a bipole configuration with the voltage
of ±150 kV.
5 Cross Sound Cable is an HVdc submarine
power cable between New Haven, Connecticut,
USA and Shoreham, Long Island New York,
USA. The total length of connection is 40 km
and the power capacity is equal to 330 MW. The
dc side has has a bipole configuration with the
voltage of ±150 kV.
The three-level converters mainly include Neutral Point Clamped
(NPC) and Active Neutral Point Clamped (ANPC) converters and
were initially proposed in [34]. The NPC converter can generate
positive and negative voltage at its output similar to the conventional
two-level converters. In addition, this type of converter can generate
zero voltage level [34].
The three-level VSC is employed to enhance transmission capacity
of the VSC-HVdc system and the principles of active and reactive
power control for the HVdc system based on this type of converter
are presented in [35]. A precise and comprehensive model of the
back-to-back HVdc system based on the NPC converter using the
generalized state-space averaging method and the principle of power
balance are presented in [36]. The developed model introduces a
systematic design procedure for the ac side controllers, the voltage
balancer of the dc side capacitors and the net dc-bus voltage controller
[36]. The application of Selective Harmonic Elimination (SHE) Pulse
Width Modulation (PWM) for a three-level NPC converter in VSC
based HVdc has been investigated [37]. The results show notable
improvement in the switching losses of converter as compared to
the two-level VSC [37]. The power flow control and dc capacitor
voltage balancing using fast optimum-predictive-based controllers in
the NPC converter based HVdc systems have been investigated in
[38]. A direct power control scheme for NPC based HVdc system is
demonstrated in [39].
The NPC converters can be designed to synthesize more number
of levels than the three-level converter. Although, the application
of multi-level converters would be advantageous in HVdc projects,
the drawbacks of NPC converters do not allow them to become
a permanent player in the HVdc industry. The NPC converters,
utilizes dc link capacitors in series connection, which makes their
voltage balancing problematic. Furthermore, the series connection of
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Figure 2.3: Three-level NPC converter topology.
semiconductor switches in the converter arms remain as an undesired
feature similar to the conventional two-level converters.
In addition to the mentioned drawbacks, the inability of NPC
converters in blocking the dc side short circuit fault current makes
them unsuitable for application in the future MT-HVdc grids. Figure
2.3 depicts the topology of a three-level NPC converter. As can be
seen in the figure, due to the arrangement of the antiparallel diodes
of the semiconductor switches, this type of converter is not able to
block the dc side short circuit fault current.
2.1.2 Half-Bridge Modular Multilevel Converter
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Figure 2.4: The structure of a modular multilevel
converter.
The implementation of conventional two-level VSCs for HVdc appli-
cations have been done using the series connection of semiconductor
switches (e.g. IGBTs). In addition to the dynamic and static volt-
age balancing issues, the series connection of many semiconductor
components might reduce the reliability of system.
The introduction of Modular Multilevel Converter (MMC) with
half-bridge submodules was the dawn of a new era in the implementa-
tion of high voltage converters for the HVdc and Flexible Alternative
Current System (FACTS) applications [40,41]. The MMC offers bidi-
rectional power flow and ac/dc conversation while it maintains the
important advantages of cascaded converters in terms of modularity,
less harmonic contents and scalability [33].
The adoption of half-bridge MMC within the industry has been
quick. Siemens AG was the first company that employed the MMC
for HVdc transmission and installed it in the Trans Bay Cable6 link6 Trans Bay Cable project connects the California
cities of Pittsburg and San Francisco using a
submarine cable. The dc side voltage of this
HVdc link is equal to ±200 kV and has the
power transfer capacity of 400 MW. The project
has been in operation since November, 2010 [25]
project in the US in 2010. Currently, most of the recent HVdc projects
developed by all major HVdc manufactures are designed based on the
variants of half-bridge MMC technology [33]. Some of the important
HVdc projects based on MMCs include [25]:
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• Tennet Off-shore Wind Farm Complex7 7 This wind farm complex is located in the North
Sea, near to the German coast. It is composed
of several wind parks with different transmis-
sion technologies and commissioned by differ-
ent providers.
• South-west link8
8 This project interconnects the Barveryd and
Hurva cities in Sweden with an MMC based
HVdc system. The transmission distance is 250
km and the power is 1440 MW.
• Dalian City Infeed9
9 This project feeds the city center of Dalian in
China by underground dc cables. The project
was commissioned by CEPRI for transmission of
1000 MW over 43 km by using a ±320 kV cable.
• France-Spain Electrical Interconnection10
10 This HVdc link interconnects Spain and France
using underground cables. The distance is equal
to 65 km is under construction. The project has
two dc links, each transmitting 1000 MW and
operating at ±320 kV.
• Zhoushan Multi-terminal dc Interconnection11
11 In this project, a group of small islands near
the coast region south of Shanghai, China, are
interconnected by an MMC based HVdc, creat-
ing a multi-terminal connection. The voltage of
this dc link is ±200 kV and the total power is
400 MW.
The half-bridge MMC employs two IGBTs in each submodule, which
make its application attractive from the power losses and implemen-
tation cost points of view [42]. The structure of a modular multilevel
converter is shown in Figure 2.4. Depending on its submodules, the
MMC can be classified as half-bride, full-bridge or other modified
topologies [25,28]. Figure 2.5 depicts the half-bridge MMC behavior
under dc short circuit fault. After the fault current reaches specific
threshold, the IGBTs are blocked and the antiparallel diodes will
conduct the current. In this stage, the half-bridge MMC can be repre-
sented by a six-pulse diode bridge with additional arm inductances
[43,44]. Due to the contribution of the adjacent transmission lines in
MT-HVdc networks, the dc fault current can rapidly increase. The
rate of rise of fault current in MMC based dc grids is lower than
the networks based on the two-level converters. MMCs have bulky
arm inductors, which limit the rate of rise of current during the fault
condition. Furthermore, the dc bus capacitors of the MMC based
systems are smaller than the two-level based systems. Thus, the initial
capacitor contribution into the fault current is not as critical as it is in
the two-level based MT-HVdc grid [45].
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Figure 2.5: Half-bridge MMC under dc pole-to-
pole short circuit fault.
The half-bridge MMC cannot block the dc side short circuit current.
However, its control during the fault condition can influence how
much energy is discharged into the fault [46]. The impact of control
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of half-bridge based MMC on different fault stages is investigated
in [47]. To protect the antiparallel diodes of the half-bridge MMC
additional components might be required. These components include
high current thyristors and metallic contacts. Each submodule can be
equipped by one or two bypass thyristors [48], which can be connected
in parallel with the submodule. After blocking the semiconductor
switches in fault condition the bypass thyristor of each submodule,
which is illustrated in Figure 2.5 must be triggered [49]. An alterna-
tive approach has been proposed in [50] where additional thyristor
branches are attached between the as grid and the half-bridge MMC.
The mentioned method is shown in Figure 2.6. By firing the thyristor
branches, a large portion of fault current flowing from the ac grid is
redirected into the thyristors and hence the antiparallel diodes of the
MMC carry a negligible amount of current during the fault condition
[50].
Figure 2.6: Protection of half-bridge MMC using
external thyristor branches [50].
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Figure 2.7: Protection of half-bridge MMC using
external pre-charged capacitors [51].
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As another protective method, the attachment of pre-charged ca-
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pacitors to the dc poles of the half-bridge MMC has been investigated
in [51,52]. Figure 2.7 depicts the schematic structure of the mentioned
method. The capacitors are required to be charged up to
√
3Vdc
4 where
Vdc represents the dc link voltage. In case of a dc side fault the men-
tioned capacitors must be inserted into the current path to oppose the
grid voltage [51,52].
2.1.3 Fault Tolerant Power Converters
Due to the inability of half-bridge MMC in blocking the dc fault
current, different topologies with fault blocking capability have been
investigated. The most famous topology is called full-bridge based
MMC [25,28]. A full-bridge submodule is shown in Figure 2.8.
SMC
Figure 2.8: A full-bridge submodule for MMC
application.
Despite the half-bridge submodule, the full-bridge one has four
semiconductor switches. The full-bridge submodules can be con-
nected in series to form one leg of the MMC. The dc side short-circuit
fault reduces the full-bridge MMC dc bus voltage, but the submodule
capacitors do not discharge completely. Therefore, the full-bridge
MMC remains operational and can produce positive and negative
voltage. In its simplest form, the IGBTs can be blocked to stop the flow
of dc fault current. Since the submodules can control the current, the
antiparallel diodes do not need to be protected against overcurrent
[53,54].
Due to the disadvantages associated with the full-bridge MMC in-
cluding higher power losses and higher number of IGBTs as compared
to the half-bridge MMC, other topologies have also been proposed
in the literature. A clamped double-cell topology is shown in Figure
2.9. This topology is realized by adding an extra switch into the
half-bridge cell. Under normal condition extra switch is always con-
ducting and the operation of submodule is similar to the half-bridge
MMC operation. Upon occurrence of a dc fault, extra switch will be
blocked and the operation of submodule will change to a full-bridge
operation [55]. SMC
SMC
5D
6D
1Q
2Q
3Q
4Q
Figure 2.9: Clamped-Double-Submodule config-
uration for MMC application.
Figure 2.10 shows a cross connected double submodule12 [57]. This
12 This topology is also known as series con-
nected double submodule [56].
submodule is resulted from connection of two typical half-bridge cells
using a diode, a semiconductor switch and its antiparallel diode. The
arrangement of semiconductor switches and the antiparallel diodes
can redirect the fault current into the submodule capacitors when the
switches are blocked. Therefore, upon occurrence of a dc side fault
the active power provided by converter falls to zero while the reactive
power can be supplied to the ac grid [56,57].
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Figure 2.10: Three-level cross-connected sub-
module.
A new mixed commutation cell structure can be created by com-
bining the half-bridge and full-bridge cells as shown in Figure 2.11(a)
[27,58]. The mixed commutation submodule offers the benefits of
both basic submodules. The mixed commutation submodule can
generate four voltage levels at its output varying from −VC to +2VC
[27]. This submodule is a fault tolerant submodule since it employs
a full-bridge cell in the current path. An asymmetric commutation
submodule is depicted in Figure 2.11(b) [27,58]. This submodule
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can generate four voltage levels at its output similar to the previous
case. The asymmetric commutation submodule can block the dc fault
current.
CV CV CV
CV
(a) (b)
Figure 2.11: Mixed commutation cell structures
[27,58].
Figure 2.12 depicts a submodule resulted from parallel connection
of two full-bridge cells. The capacitors’ voltage ripple can be reduced
by connecting the cell capacitors in parallel. The parallel connection of
the full-bridge cells can also decrease the current rating of the required
components [27]. This submodule is a fault tolerant submodule.
Figure 2.12: Parallel connected full-bridge cells
[27].
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A cross connected submodule is shown in Figure 2.13. This sub-
module topology is able to block the fault current and also can gen-
erate five voltage levels varying from −2VC to +2VC. By connecting
more intermediate capacitors in this structure higher number of volt-
age levels can be achieved [59].
Figure 2.13: Cross connected full-bridge cells
[27].
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A new cell based MMC for ac/ac and ac/dc applications is pro-
posed in [60]. This topology employs an efficient Packed U-Cell (PUC)
structure to create an MMC. As can be seen in Figure 2.14, each PUC
submodule is composed of two capacitors and six semiconductor
switches and can generate seven voltage levels varying from −3VC
to +3VC. Due to the arrangement of semiconductor switch and their
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antiparallel diodes, the PUC submodule is able to block the dc side
fault current.
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Figure 2.14: Seven-level submodule [60].
An Alternate-Arm Converter (AAC) has been proposed in [61,62].
The AAC combines the features of conventional two-level converter
with the full-bridge based MMC. Figure 2.15 depicts the structure
of an ACC. The AAC employs series connection of gate controlled
semiconductor switches, which is called director switch [61]. Due to
the utilization of full-bridge submodules, the AAC is able to generate
larger voltage at its ac side as compared to the dc side voltage. In
addition, the AAC is a fault tolerant type VSC. During a dc side short
circuit fault the AAC can still be in operation despite the low voltage
at the dc link [62]. Even if the dc link voltage drops to zero and
the AAC would not be able to inject active power to the grid, it can
be operated in the STATCOM mode providing the ac grid with the
reactive power support [62].
SM SM SM
SM SM SM
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SMC
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armL
armL
acV
Figure 2.15: The structure of an alternate arm
converter (AAC).
A unipolar voltage full-bridge submodule has been proposed and
investigated in [57]. Figure 2.16 depicts the structure of this submod-
ule. As can be seen in the figure, the unipolar voltage submodule
employs two more diodes and one more semiconductor switch as
compared to the typical half-bridge submodule. Upon happening dc
side short circuit fault the semiconductor switches should be blocked.
Consequently, the fault current will charge the submodule capacitor
via the diodes.
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4
Figure 2.16: Unipolar voltage full-bridge sub-
module.
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2.2 dc Circuit Breakers
The half-bridge based MMC demonstrates significant benefits for
the MT-HVdc applications. However, it is vulnerable against dc
side short circuit faults. The fault tolerant converter topologies may
handle the dc side fault by fully blocking or limiting the flowing
fault current. However, the application of most of the fault tolerant
topologies requires accepting higher power losses and larger amount
of investment on the converter station. This means that, in addition to
the greater initial cost of the project, the operational costs also will be
larger due to the higher power losses. Furthermore, although the fault
tolerant converters may block the dc side fault current, they cannot
provide the MT-HVdc grid with a selective fault clearing protection.
Particularly, when the number of adjacent transmission lines to a
dc terminal in an MT-HVdc grid and the capacity of MT-HVdc grid
increase, blocking the converter station for a long time due to a fault
on one of the adjacent transmission lines may cause stability issues in
both MT-HVdc and ac grids [21].
The half-bridge MMC has been adopted by most of the HVdc
vendors [33]. It can be expected that a significant part of the future MT-
HVdc grid will employ the half-bridge MMC as the power conversion
station. The protection of MMC can rely on the ac side circuit breakers.
This approach may sustain the semiconductor components of the
MMC by the help of additional thyristors but will not provide the
selectivity for protection of the MT-HVdc grid. Moreover, the long
operation time of the ac circuit breakers can cause satiability problems
in the grid. Hence, additional measures are required to protect the
MMC and other MT-HVdc grid components against the high current
stress following occurrence of a dc short circuit fault [21,23,24].
The selective protective measures in an MT-HVdc grid include the
applications of fault identification methods, dc circuit breakers and
dc fault current limiters.
2.2.1 Electromechanical dc Circuit Breakers
The mechanical circuit breakers without auxiliary circuitries cannot
be used for interruption of high dc currents because the arc will
be drawn between the metallic contacts of the circuit breaker and
it cannot be quenched [24]. The research on Electro-Mechanical dc
Circuit Breakers (MCBs) for HVdc applications can be traced back to
70s. The main theory of dc current interruption using the mechanical
circuit breakers is based on creating artificial zero crossing point in the
fault current [63]. The artificial zero crossing point in the fault current
can be achieved by use of either active or passive commutation path
in parallel with the MCB.
CBLbus Lline
LC
VC
S1iC
Figure 2.17: Electromechanical dc circuit breaker
with pre-charged capacitor [63].
Figure 2.17 shows the configuration of a traditional MCB for HVdc
applications. An auxiliary circuit composed of a capacitor, an inductor
and a switch (S1) is attached in parallel to the circuit breaker (CB). The
capacitor is a pre-charged capacitor and hence this scheme is an active
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commutation scheme. In case that the capacitor is not pre-charged, the
scheme can be considered as a passive commutation scheme. During
the normal conditions, the CB is closed and S1 is opened. Hence the
current flows through the CB. Upon occurrence of a fault, the CB
should be opened to draw the arc between its contacts and S1 must be
closed. By closing S1, a counter-current will flow through the CB and
will create a zero crossing point in the fault current. The magnitude
of counter-current depend upon the capacitor voltage and the surge
impedance of discharge path (, which is equal to
√
L
C ) [63]. The values
of inductor and the capacitor in the active commutation MCB can be
optimally selected to enhance the performance of the MCB [64]. A
load MCB using non-linear resistors and commutation switches in the
parallel branch has been proposed in [65]. The proposed load MCB
aims to reduce the implementation cost of the HVdc circuit breakers
by considering the requirements for load current interruption [65].
Saturable reactors can be employed in the structure of MCB when
the active current injection method is used. By applying saturable
reactors, it is possible to minimize the sizes of capacitor and inductor
of the active resonant circuit and hence reducing the size of whole
MCB and consequently decrease the implementation cost [66].
In [67], the application of Crossed Field Interrupt (CFI) tubes in
MCB design has been investigated. The proposed MCB can interrupt
the fault current faster as compared to the previously proposed MCBs.
The configuration of mentioned MCB is depicted in Figure 2.18. The
field tests of the proposed MCB shows that the interruption time of
this circuit breaker would be around 60 ms. [68,69]. The oscillation
frequency of discharging counter-current can reach a few tens of
kilo hertz [63]. It means that the zero crossing point in the fault
current may reach in 5-10 ms. However, the main drawback in the
fast interruption of dc current using MCBs is the delay in opening
of the metallic contacts. The metallic contacts may require almost 50
ms to reach the required distance to prevent the arc re-ignition after
quenching [70]. The interruption speed of conventional MCB has
been improved using fast hydraulic actuators, four SF6 interrupters
and four vacuum interrupters (VIs). The fast hydraulic actuators has
a travel velocity equal to 400 in/s, which can reach the distance of 4
cm in almost 4 ms [70].
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Figure 2.18: Crossed field interrupt tubes based
MCB for HVdc applications [67].
The main requirements for the MCB in HVdc applications include
high didt and high
dv
dt capabilities. Furthermore, the MCB must be able
to withstand under Transient Recovery Voltage (TRV) after current
interruption [71]. The performances of gas and vacuum interrupters
have been compared based on the aforementioned requirements and
the vacuum interrupter was suggested for HVdc applications [72].
An MCB configuration using trigger gap and pulse transformer with
shunt arrangement of surge arresters is shown in Figure 2.19 [72].
This MCB uses a pre-charged capacitor in series with the trigger gap.
The surge arresters are connected to the ground via switch S1. Similar
concept has been employed for the development of a prototype in
the scales of 250 kV and 1.2 kA in [73]. As shown in Figure 2.20,
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the developed prototype uses a different arrangement for the surge
arrester branch. Another prototype based on the vacuum interrupter
has been developed and tested for the interruption of 10 kA at 3.3 kV
[74].
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Figure 2.19: MCB for HVdc applications using
trigger gap and pulse transformer [72].
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Figure 2.20: MCB for HVdc applications using
trigger gap and pulse transformer with parallel
surge arrester [73].
A prototype has been developed and tested for the interruption of 8
kA at 250 kV aiming to address the demand for development of dcCBs
for the MT-HVdc applications [75]. The configuration of developed
prototype is shown in Figure 2.21. The developed prototype uses
the basic principles of MCB design for dc current interruption. The
capacitor C can be charged through Closing Switch (CS), R1 and R2.
The Bypass Switch (BS) will be closed at the final charging stage of
the capacitor in order to decrease the charging resistance value by
bypassing R1.
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Figure 2.21: The configuration of developed pro-
totype for the interruption of 8 kA at 250 kV
[75].
The airblast breakers units can also be employed in the develop-
ment of dcCBs [76]. A prototype using four airblast breakers as the
main interrupter units has been developed and tested at the scales
of 500 kV and 2 kA. Figure 2.22 depicts the configuration of the
developed MCB, which has four interrupters in series connection to
withstand under the system voltage and TRV. Each interrupter unit
has an LC branch in parallel connection. This MCB uses the passive
commutation concept where the capacitors are not pre-charged. The
counter-current oscillation frequency can reach 6-7 kHz in this ap-
proach [76]. The current interruption capability of the airblast MCB
has been upgraded to 4 kA and has been tested successfully [77].
Figure 2.22: The configuration of 500 kV airblast
HVdc circuit breaker [76].
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A 500 kV HVdc circuit breaker prototype for switching the load
and fault currents up to 2.2 kA has been developed in [78]. Figure
2.23 illustrates the topology of this prototype. The prototype consists
of four modules connected in series to meet the voltage requirements.
Each module has an SF6 interrupter, a parallel capacitor, a surge
arrester, a closing switch and a resistor. Both the developed prototypes
in [76] and [78] have been tested in full scale on the ±400 kV, 1360
km long Pacific dc Intertie13 in 1985 [79].
13 The Pacific dc Intertie (also called Path 65)
transmits electric power from the Pacific North-
west to the Los Angeles area. This project was
completed in 1970. The dc side voltage is equal
to ±500 kV and the transmission line is an over-
head line based on ACSR conductors. The dis-
tance between two converters id 1362 km.
A hybrid combination of a mechanical switch, a power charge-
storage diode and a surge arrester has been studied in [80]. The
structure of this type of MCB is shown in Figure 2.24. In normal
condition, the load current flows though the mechanical breaker. The
diode should be charged by a high current pulse in forward direction
before opening the contacts of the mechanical breaker. Upon opening
the metallic contacts the diode provides a short circuit path for the
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Figure 2.23: The configuration of 500 kV SF6
based HVdc circuit breaker [78].
fault current in its reverse direction until the charge accumulated in
the diode is evacuated [80].
MCB
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Figure 2.24: The configuration of MCB using
power diode in the commutation path [80].
The VI units can be connected in series. Figure 2.25 shows a
suggested topology based on the series connection of the VI units. As
can be seen in the figure, only one commutation branch in parallel
with all VI units is employed [81]. Similar topology has also been
investigated in [82]. As an alternative approach, the series connection
of a vacuum interrupter unit and an SF6 interrupter unit has been
investigated in [83]. Figure 2.26 shows the proposed topology, which
has voltage dividing resistors, LC branch and capacitor charging
circuit [83]. The insulation characteristics and arc characteristics of
SF6 and vacuum interrupters must be coordinated in this topology. VI
C
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R
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1
1 1
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C R
MOV2
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2 2
C31
R2
Figure 2.25: The configuration of MCB based
on series connection of the vacuum interrupters
[81].
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Figure 2.26: The configuration of MCB based
on series connection of the vacuum and SF6
interrupters [83].
In recent years, the MCB has become attractive again. In addition
to the investigation on the modeling of MCBs [84,85], several research
activities focus on the reduction of ratings of the required auxiliary
components and increasing the interruption speed. An experimental
test of MCB based on VI unit and active commutation branch demon-
strates the interruption of 5.8 kA at 2 kV in only 2 ms. However,
the possibility of achieving similar time performance in high voltage
scales is still unclear [86]. Another implementation of MCB demon-
strates an interruption time in the order of 8-10 ms for interrupting
5 kA at 100 kV [66]. Optimal design of active commutation branch
has been considered in [87] and it has been concluded that the inter-
ruption probability can be improved. In addition, the commutation
time can be reduced by early triggering of the commutation branch.
The reduced commutation time can decrease the contact erosion and
hence increase the lifetime of VI unit [87].
A couple of MCBs have been proposed in [88,89] aiming to reduce
the rating of required semiconductor components. Figure 2.27 de-
picts the generic configuration of the prospered MCBs. These MCBs
use VI units as the main interrupter and create the counter-current
by the help of a power electronic based converter. The converter
mainly utilizes a resonant LC circuit and by making the voltage re-
versal increases the magnitude of generated voltage [89]. Although
the suggested scheme can decrease the requirement for high voltage
rating semiconductor valves, the discharge process of its capacitor
is not clear. This can be an important issue since the capacitor will
be charged up to the system nominal voltage after the current inter-
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ruption and hence there might be a need for high voltage valves or
switches.
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Figure 2.27: The configuration of MCB with
reduced rating auxiliary semiconductors [88].
The application of Multiple Series Gaps (MSG) in the design of
active resonance circuit has been investigated in [90]. The suggested
scheme has voltage-dividing network and self-charging trigger device.
The research concluded that the MSG can avoid self-breakdown and
also ensure reliable triggering. Moreover, the oscillating circuit can
be on standby at any moment and the ground insulation of the
oscillating circuit can be fully utilized [90]. The bidirectional current
breaking capability of MCBs has been investigated in [91]. A couple of
modified MCB topologies have been suggested and studied. Figures
2.28 and 2.29 show two suggested bidirectional MCB topologies.The
MCB depicted in Figure 2.28 uses two parallel commutation branch
to be able to provide the counter-current in both directions whereas
the other topology (see Figure 2.29) employs four switches to define
the direction of the injected current.
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Figure 2.28: The configurations of bidirectional
MCBs [91].
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Figure 2.29: The configurations of bidirectional
MCBs [91].
An active resonance MCB topology has been suggested and pro-
totyped in [92,93]. The prototype has been tested for interruption
of currents of 16 kA, 5 kA and 0.5 kA. The interruption of currents
of 16 kA and 5 kA has been done at the first zero crossing point
of the fault current whereas for the interruption of 500 A several
zero crossing points were required. When the magnitude of flowing
current is not high the didt at the zero crossing point can exceed the
di
dt capability of the VI unit. This is due to the large derivative of
discharged inverse current as compared to the didt of flowing current
which can be very small14 [92,93]. Therefore, this type of MCB similar
14 In case of load current the didt can be close to
zero.
to the most of discussed topologies of MCB cannot guarantee the
successful interruption of the load current in normal or over current
fault conditions.
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Figure 2.30: Active resonance MCB topology
[92].
2.2.2 Solid-state dc Circuit Breakers
Typical solid-state dc Circuit Breakers
The pure Solid-state dc Circuit Breakers (SSCBs) employ the semi-
conductor switches for load current conduction and fault current
interruption [94]. The simplest topology of an SSCB is depicted in
Figure 2.31. A typical SSCB utilizes series connection of gate con-
trolled semiconductor switches in its main current path. The switches
can be selected among different Insulated Gate Bipolar Transistors
(IGBTs) [95] or Integrated Gate Commutated Thyristors (IGCTs) [96]
or Gate Turn-Off Thyristors (GTOs). Upon receiving a trip command
the semiconductor switches should be opened. Opening the semicon-
ductor switches redirects the flowing current into the surge arrester
branch [94]. Following the current interruption, the voltage across the
SSCB increases until it is clamped by the surge arrester branch. The
surge arrester absorbs the stored energy in the inductive elements
of the system [97]. The voltage rating of the main breaker unit of
SSCB must be designed according to the TRV of SSCB, which can be
defined by the Over Voltage Protection (OVP) of the surge arrester
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[24,94,97]. Typically, a safety margin around 20 % is desirable to be
considered in the design of main breaker [95]. Due to the fast turn off
characteristics of most of the gate controlled semiconductor switches,
the current interruption time of a typical SSCB can be in order of
a few tens of micro seconds [24]. Equal dynamic and static voltage
devision across the series connected switches can be achieved using
snubber circuits [95,96,98]. However, the mismatch in the actual val-
ues of the components of snubber circuit may cause dynamic voltage
unbalance. This issue can be solved by employing active driving
signal adjustment techniques [99].
1T
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MOV
Figure 2.31: The configuration of a typical solid-
sate dc circuit breaker.
The surge arrester branch can be connected in series with a diode
stack and placed in shunt connection with the load side of the main
breaker unit [97,100]. This topology is shown in Figure 2.32. In this
case the surge arrester should have a lower OVP level as compared
to the typical SSCB. During the fault current interruption the voltage
at the cathode of the freewheeling diode becomes negative and after
reaching the OVP level of the surge arrester the current will flow
though the shunt branch [97].
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Figure 2.32: The configuration of a solid-sate dc
circuit breaker with freewheeling diode.
Figure 2.33 shows a topology of SSCB which has been proposed in
[101]. This topology aims to eliminate the surge arresters. Therefore,
it employs two coupled inductors, a diode and a capacitor in its
structure. The suggested topology has not been studied through
accurate models.
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Figure 2.33: The configurations of bidirectional
MCBs [101].
The thyristors can be applied in the main breaker unit of the SSCBs
[102]. The main issue associated with thyristors is their inability in
turning off using the gate signal. Auxiliary circuits can address this
problem by providing the required conditions for thyristor commuta-
tion. Figure 2.34 depicts a topology of SSCB, which employs thyristors
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in its main current path. During the normal conditions, T1 carries the
load current. The capacitor C1 can be charged through L1, T3, L2 and
R1. As soon as receiving a trip command T2 should be triggered and
then the capacitor C1 will be discharged via the antiparallel diode of
the main thyristor. Hence, the voltage across S1 becomes negative
and the thyristor may be turned off. Thereafter, the fault current will
flow through the parallel branch including T2, C1 and L1 until the
capacitor is charged up to the system nominal voltage [102].
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Figure 2.34: Thyristor based solid-state dc circuit
breaker [102].
As mentioned earlier, the number of series connected semicon-
ductor switches depends upon the maximum value of TRV which is
limited by the OVP level of surge arrester branch. If the TRV of an
SSCB could be reduced, the number of series connected switches will
be decreases and consequently the conduction losses of the SSCB will
become lower. Reducing the TRV level cannot be accomplished by
decreasing the OVP level of the surge arrester branch as it can cause
additional power losses due to the flowing current through the surge
arresters.
A different design of SSCB is shown in Figure 2.35 [97]. This SSCB
can be considered as a surge-less SSCB since it does not generate
large TRV. In the normal condition, the current flows through the
semiconductor switches in the main branch and upon happening of
a fault the semiconductor switches must be opened and redirect the
current into the parallel snubber capacitors. Thereafter, the voltage
at the load side of the SSCB becomes negative due to the effect of
inductive elements of the system which oppose the quick change in
the current. As soon as this negative voltage reaches the OVP level
of the shunt surge arrester, it starts conducting the current and will
not allow the voltage at the load side to drop more. The OVP level of
the shunt surge arrester defines the maximum level of TRV across the
SSCB [97].
Figure 2.35: A surge-less solid-state dc circuit
breaker [97].
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Figure 2.36: Basic topology of z-source solid-
state dc circuit breaker [102].
Z-source based dc Circuit Breakers
The forced commutation of main path thyristor requires several full
rated components in the auxiliary circuits [103]. This issue can be
solved by employing the z-source inverter concept in designing SSCBs
for dc applications [104]. Figure 2.36 depicts the topology of a z-source
SSCB which has been initially introduced in [105].
The z-source SSCB consists of a thyristor, a crossed LC connection,
diodes and resistors [106]. During the normal condition the current
flows through the thyristor. When a fault happens at the load side
the current increases rapidly. However, the inductors do not allow
any quick change in their current. Hence, the fault current will
be redirected into the crossed LC branches and the voltage across
the thyristor will become negative and the thyristor will be turned
off naturally. The z-source SSCBs can be connected in series or in
parallel to increase the voltage or current capabilities, respectively
[106]. Although the basic topology of z-source SSCB offers a few
benefits as compared to the typical SSCBs, a few drawbacks can be
listed for this topology as follows:
• The bidirectional power flow cannot be maintained by this topology
unless it is modified.
• The z-source SSCB cannot receive a trip command to interrupt the
current and it can only interrupt the current when its output is
short circuited.
• The z-source SSCB cannot interrupt the load current.
• Although the z-source SSCBs can be connected in series, during
a short circuit fault only the most closed z-source SSCB will be
turned off. This can increase the voltage across the commutated
thyristor while the other z-source SSCBs are not turned off, yet.
• The successful operation of z-source SSCB depends upon the value
of rate of rise of the fault current.
• The basic topology of z-source SSCB should be located on both
poles of system.
An alternative design of z-source SSCB is shown in Figure 2.37
[107]. As can be seen in the figure, the number of employed compo-
nents is similar to the basic topology of z-source SSCB. During the
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normal condition the load current flows through the thyristor and
upon occurrence of a short circuit fault due to the high rate of rise
of current the inductors will not allow the fault current to change.
Thereafter the current will be redirected into the capacitors and its
direction in the thyristor will be reversed. This will turn off the thyris-
tor naturally. In both topologies, the capacitor size is inversely related
to the magnitude of fault current and the inductor size. The values
of inductor and capacitor should be selected optimally in a trade off
with the fault resistance [108].
Figure 2.37: Modified z-source solid-state dc
circuit breaker [107].
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Other modified topologies of z-source SSCBs have been proposed
in the literature [109,110]. The bidirectional power flow issue related
to the z-source SSCB has been investigated in [111–113]. A topology
of bidirectional z-source SSCB with current limiting capability is
shown in Figure 2.38. It can be seen from the figure that the number
of required components for this approach increases notably and its
economic feasibility would be a matter of concern.
Figure 2.38: Bidirectional z-source solid-state dc
circuit breaker [113].
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Due to the aforementioned drawbacks of the z-source SSCBs, most
of the proposed topologies can be applicable in low or medium
voltage dc grids [112,114,115].
Wide Band Gap Switch based dc Circuit Breakers
The main issue regarding the application of SSCBs is related to their
high power losses. However, the SSCB can be used as Neutral Bus
Switch (NBS) in the HVdc systems. The NBS is not in the main
current path but has an important role in dc fault clearing process in
the point-to-point VSC-HVdc systems. Normally, the NBS is used to
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isolate the neutral bus of a stopped converter from the operating pole
after operation of the ac side circuit breaker. The current interruption
capability and the time performance of NBS can be improved signifi-
cantly by employing SSCB as NBS. Therefore, the dc side fault can
be isolated even before the completion of the ac side circuit breaker
operation [116].
Another approach to decrease the conduction power losses of
SSCBs is to replace the silicon based semiconductor switches by the
Wide Band Gap (WBG) based power devices [117,118]. The WBG
semiconductor switches can be manufactured with higher blocking
voltage levels as compared to the typical semiconductor devices.
For instance, a 22 kV Silicon Carbide (SiC) p-type Emitter Turn Off
(ETO) (p-ETO) thyristor as single switch has been reported [119]. A
typical design for WBG based SSCB is proposed in [120]. Similar to
the typical SSCB design, the WBG based SSCB should have different
levels of internal protection including overload fault, large overcurrent
fault and short circuit fault [117]. The external power requirement of
WBG based SSCB has been investigated in [121] and a new self-power
scheme for normally on SiC Junction Gate Field-Effect Transistor
(JFET) based SSCB has been proposed and tested in lab scales. This
type of SSCB detects the short circuit fault by sensing the sharp
voltage rise between its two terminals and draws power from the fault
condition itself to turn and hold off the SiC JFETs. The self-powered
SSCB can be directly placed in a circuit branch without requiring any
external power supply [121].
dc/dc Converters as dc Circuit Breakers
dc/dc converters can offer voltage step while they can be used to
limit or interrupt the dc fault current [122]. Figure 2.39 shows a
topology of thyristor based bidirectional dc/dc converter for high
power applications. In addition to the voltage stepping, this converter
can regulate the power flow and isolate the faulty segment of the
MT-HVdc grid without affecting the healthy parts. Due to their lower
power losses, the thyristors have been suggested in design of this
converter. The thyristors are employed in antiparallel configuration
to provide the bidirection power flow [123].
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Figure 2.39: Thyristor based bidirectional dc/dc
converter for high power applications [123].
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Figure 2.40: Dual active bridge dc/dc converter
as dc circuit breaker [124].
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The topology of a dual active bridge dc/dc converter is shown in
Figure 2.40. The simulation studies show that the dual active bridge
converter is able to clear short circuit fault in almost 5 ms.
Figure 2.41 shows a topology of bidirectional dc/dc converter.
Figure 2.41: Bidirectional dc/dc chopper as dc
circuit breaker [125].
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This converter is able to block the dc short circuit fault and has
been suggested for dc microgrid applications [125]. Three dc/dc
chopper topologies with reduced number of switches can be derived
from the mentioned bidirectional dc/dc converter topology as shown
in Figures 2.42, 2.43 and 2.44. These dc/dc choppers are able to block
the dc fault current in one direction.
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Figure 2.42: A double switch topology of a
dc/dc chopper [126].
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Figure 2.43: A modified double switch topology
of a dc/dc chopper [126].
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Figure 2.44: Single switch topology of a dc/dc
chopper [126].
A topology of unidirectional LLC dc/dc converter is depicted in
Figure 2.45 [127]. The switching frequency of this converter can
reach 20 kHz. High switching frequency of the converter increase the
efficiency of system. The structure of transformer is expected to be
complex and special insulation requirements are needed [127].
Coupled Inductor based dc Circuit Breakers
Figure 2.46 shows an SSCB topology which has two coupled inductors.
In normal condition the load current flows through the diode and the
fast mechanical switch. As the current flowing through the primary
side of the coupled inductor is dc current, no current flows through
the secondary side. When a short circuit fault occurs, the variation
in current of the primary side of the coupled inductor induces a
current flowing through the secondary side. When the magnitude of
counter-current becomes equal to the current flowing from the source
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Figure 2.45: Bidirectional dc/dc chopper as dc
circuit breaker [127].
side a zero-crossing point is created. The current in the main branch
cannot be negative due to the presence of the diode and hence the fast
mechanical switch can disconnect without arcing. [128]. However, the
main drawback of this SSCB is its inability in providing bidirectional
power flow.
MOV1
Tr
D1
C1
MCB
Figure 2.46: The configurations of SSCB based
on coupled inductors [128].
The inductors in the z-source converters can be realized as coupled
inductors since they carry equal amount of current during the normal
condition [129]. The application of coupled inductors in the z-source
based SSCB allows a reduction in the inductance by 30% and also
a reduction in the inductor volume by about 25%. Moreover, one
of the capacitors can be removed thanks to presence of the coupled
inductors [129,130]. Figure 2.47 and 2.48 depicts two suggested to-
pologies for z-source SSCB based on coupled inductor. The topology
shown in Figure 2.47 has a unidirectional scheme with reduced num-
ber of capacitors whereas the topology depicted in Figure 2.48 is a
bidirectional SSCB.
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Figure 2.47: A unidirectional SSCB based on
coupled inductors [128].
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Figure 2.48: A bidirectional SSCB based on cou-
pled inductors [128].
2.2.3 Hybrid dc Circuit Breakers
The Hybrid dc Circuit Breakers (HCBs) combine the features of MCBs
and SSCBs to achieve low power losses together with the fast inter-
ruption performance [24]. Typically, an HCB has a main low losses
current path, a semiconductor based main breaker (MB) unit and
an energy absorber branch. Note that most of the MCB topologies
also consist of a low power losses path (mechanical interrupter unit),
parallel semiconductor based path and energy absorber path. How-
ever, these topologies cannot be considered as the hybrid topologies
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since the main current interruption is done inside the mechanical
interrupter unit. The parallel path does not interrupt the current and
typically generates a counter-current to oppose the fault current. The
main feature of a hybrid topology is to interrupt the fault current in
an auxiliary branch connected to the main conduction branch.
A basic topology of an HCB for dc applications is depicted in
Figure 2.49 [131–133].
Mechanical Switch
Main Breaker
Surge Arrestor
Figure 2.49: The basic topology of hybrid dc
circuit breaker [134].
The load currents flow through the main current path which in-
cludes a mechanical interrupter. The parallel path is the MB unit of
this breaker and is composed of series connection of IGBTs or IGCTs.
The parallel path should be closed prior to opening of the mechanical
interrupter to keep the voltage across the mechanical breaker near
zero. Therefore, the mechanical interrupter can be opened without
arcing and the current will be commutated into the parallel path.
Finally, the parallel path will be opened and the current will be redi-
rected into the surge arrester branch. A prototype of this topology
has been built and tested by interrupting 1 kA at 600 V [131]. The
performance of this topology in medium voltage dc system has been
investigated in [135]. The basic HCB topology employing VI unit
and SiC based semiconductor switches has been considered in [136].
Another prototype has been tested for interruption of the fault current
when it reaches 10 kA at recovery voltage of 1 kV [137].
The main drawback of this topology is the high possibility of
commutation failure in the high voltage levels. In high voltage appli-
cations hundreds of IGBTs or IGCTs might be required to be connected
in series to tolerate the TRV. Hence the voltage drop across the MB
unit can be in the order of a few hundreds of volt, which can exceed
the arc voltage. When the arc voltage is lower than the voltage drop
across the MB unit the current cannot be redirected into the MB unit
and commutation failure can happen.
Figure 2.50 depicts an improved hybrid HVdc circuit breaker which
was reported in [134]. This HCB is also known as ABB HCB and
proactive HCB [134].
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Figure 2.50: The topology of proactive hybrid
dc circuit breaker [134].
The main current path of the proactive HCB consists of a Load Com-
mutation Switch (LCS) unit in series connection with an Ultra-Fast
Mechanical Disconnector (UFD). The LCS is responsible to commu-
tate the load current into the parallel semiconductor switch based
branch. When the HCB receives a trip command the MB unit must
be closed and the LCS should be opened to commutate the current
into the MB15. After completion of current commutation, whose re-15 This process can be started even before receiv-
ing a trip command when the current starts to
increase. The MB unit can be closed whenever a
disturbance in the current is detected. Predictive
operation may accelerate the current interrup-
tion process as it can save whole or a part of
time delay caused by UFD unit.
quired time would be in the order of a couple of hundreds of micro
seconds [138,139], the UFD can be opened in almost zero current
without arcing. The time that required for this stage depends upon
the technology of UFD. The operation time of such a disconnector
can be assumed as 2 ms [24,134,138–140]. After completely opening
of the UFD the MB unit must be opened to interrupt the fault current.
The MB unit is composed of fast semiconductor switches as IGBTs
or IGCTs. Therefore, the opening time of this branch is quite fast
and would be in the order of tens of micro seconds. Thereafter, the
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current will be redirected into the surge arrester branch and will be
diminished [134].
A prototype of this HCB has been built and tested by ABB. The
prototype has successfully interrupted 9 kA at 80 kV. This prototype
does not include the UFD unit as it is reported in [134]. The TRV
across the MB unit reaches 125 kV for the line voltage of 80 kV [134].
The prototype and the test circuit have been extended to include
the UFD unit in [140]. The extended system has been tested under
aforementioned conditions and similar results were obtained. The
voltage rating of LCS unit is very low as compared to the system
rated voltage. For instance, the peak voltage across the LCS unit does
not exceed 3.5 kV for a commutation current of 1 kA at 300 kV system
voltage. Therefore, the number of series connected semiconductor
switches in the LCS unit can be limited to only a few switches [141]. A
lab-scale implementation of HCB employing SiC based semiconductor
switches and VI unit has been reported in [142].
The integration of proactive HCB to the MT-HVdc grid [143–147],
its detail and system level modeling [148–151] and the current com-
mutation process [141,142] have been a research subject in recent
years. In addition, a self-powered IGBT gate driver circuit has been
proposed for HCB applications in [152].
A different load current commutation approach employing diode,
pre-charged capacitor, inductor and thyristor is shown in Figure 2.51
[153]. Upon happening a fault, the thyristor should be triggered. Due
to the stored energy in the capacitor an inverse current will flow
though the inductor opposing the fault current. This will continue
until the flowing current of the mechanical switch falls to zero. By
designing the values of capacitor and the inductor the current flowing
through the mechanical switch can be kept near zero for a specific time
interval due to the presence of diode. When the current in mechanical
switch becomes zero, it can be opened without arc. Finally, the MB
unit can be opened to interrupt the fault current. This topology
can be changed to a bidirectional HCB by employing antiparallel
thyristors. However, the control process will be complicated in case
of bidirectional HCB [153]. The main drawback of this topology is
providing the time required by the mechanical switch for opening
the contacts, which can lead to employment of bulky capacitor and
inductor.
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Figure 2.51: The topology of forced commuta-
tion hybrid dc circuit breaker [153].
The topology of an HCB proposed by one of the HVdc systems
manufacturers namely Alstom is depicted in Figure 2.52 [154]. The
main branch of this HCB is similar to that of the proactive HCB.
The difference can be observed in the MB unit. As can be seen in
Figure 2.52, the MB unit employs thyristors, capacitors and surge
arresters. The main role of MB unit is to carry the fault current while
the UFD unit is opening. Upon receiving the trip signal, the first delay
branch which has a large capacitor should be triggered. Thereafter,
the voltage across the capacitor will increase. The capacitors in the
delay branches are not high voltage capacitors. When the voltage of
capacitor in the first delay branch reaches specific value the second
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Figure 2.52: The topology of hybrid dc circuit
breaker proposed by Alstom Grid [154].
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delay branch will be triggered. Finally, after completion of UFD unit
operation, the arming branch will be triggered. The arming branch
is a full rated branch which will carry the fault current charging
its capacitor. Finally, the surge arrester branch will diminish the
current. A prototype of this topology has been developed and tested
for interruption of 7.5 kA at 120 kV. The TRV across the MB unit
reaches 160 kV during the current interruption [154].
Figure 2.53 depicts the configuration of a different HCB [155].
Figure 2.53: The topology of a current injecting
hybrid dc circuit breaker [155].
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In normal condition, the current flows though the auxiliary branch.
As reported in [155], the configuration of auxiliary branch is similar
to the structure of main current path in the proactive HCB. Upon
receiving a trip command, the main breaker unit should be closed.
The current will be shared between the auxiliary branch and the
MB unit via diodes D1 and D4. Thereafter, the current can be fully
commutated into the MB unit by opening the auxiliary branch. Af-
ter completion of current commutation, the main beaker should be
opened. In final stage, the fault current will continue to flow via
2.2. dc circuit breakers 35
R2, D3 and D4 until falling to zero. The converter side current can
flow though D1 and SA1 until becoming zero. Due to the presence of
rectifying diodes, the MB unit can be implemented as a unidirectional
SSCB. A different design for the MB unit is shown in Figure 2.54. This
MB unit employs additional switches, inductors and capacitors to
inject a counter-current in order to interrupt the fault current more
effectively. The simulation results show a maximum TRV of 800 kV
for a nominal voltage of 500 kV.
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Figure 2.54: The configuration of main breaker
unit of current injecting hybrid dc circuit breaker
[155].
An alternative design and implementation of HCB using full-bridge
submodules in the LCS and MB units has been reported [156]. Figure
2.55 depicts the configuration of full-bridge based HCB. The designed
HCB aims to satisfy the protection requirements of Zhoushan five-
terminal HVdc project [157]. Experimental test results show successful
interruption of 15 kA in less than 3 ms. The TRV across 50 kV cell
of this HCB exceeds 75 kV [156]. The current commutation process
using the capacitor of full-bridge submodule in the LCS unit is not
clear in the report. The employment of full-bridge submodules in the
MB unit of HCB can increase the implementation cost significantly.
In addition, the discharge process of fully charged capacitors of full-
bridge submodules in the MB unit is not clear and it may require
additional devices which will be another cause of implementation
cost increase.
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C
C C
Figure 2.55: The configuration of full-bridge
based hybrid dc circuit breaker [156].
A different current commutation circuit for HCB applications has
been shown in Figure 2.56. This topology has been implemented and
tested for current commutation of 3.4 kA at 44 kV scale. The current
commutation can be accomplished in no more than 130 µs [158,159]. MCB
C1
T1
C1 Cn RnR1
IGCT IGCT
MOV MOV
CC
MB
Figure 2.56: The configuration of a hybrid dc
circuit breaker with current commutation drive
circuit [158,159].
Figure 2.57 depicts the topology of an H-bridge based HCB [160].
This HCB uses a unidirectional MB unit but in fact, it can be operated
as a bidirectional HCB due to its H-bridge configuration. During the
normal conditions all the UFD units are closed. In addition, the upper
LCSs are closed whereas the lower LCSs are opened. The current
flows though the upper branches. Upon receiving a trip command,
the lower LCS units and the MB unit should be turned on to provide
the increasing fault current with an additional path. Thereafter, the
upper LCS unit at the fault side should be opened to commutate the
current into to MB unit. After completion of UFD unit operation,
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Figure 2.57: The configuration of an H-bridge
based hybrid dc circuit breaker [160].
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the MB unit can interrupt the fault current and the surge arrester
branch can absorb the energy [160]. Although this topology employs
less number of semiconductor switches in the MB unit as compared
to the proactive HCB, it requires two additional UFD units. Due
to unavailability of economic data regarding the UFD unit, it is not
straightforward to assess the economic superiority of this design over
the conventional design.
Another design based on SiC semiconductor switches aiming to
reduce the number of gate controlled semiconductor switches in the
MB unit of an HCB is shown in Figure 2.58 [161].D1 D2 D3 D4 D5 D6
D7 D8 D9 D10 D11 D12
SiC
ETO
S1
C
Figure 2.58: The topology of SiC based hybrid
dc circuit breaker with unidirectional MB unit
[161].
The assembly HCB is a recent proposal for reducing the implemen-
tation cost of hybrid current interrupting devices while maintaining
its low losses and high interruption speed [162]. Figure 2.59 depicts
the topology and configuration of an assembly circuit breaker. The
assembly circuit breaker is composed of Active Short Circuit Breaker
(ASCB), Accessory Discharging Switch (ADS), MB, UFD and surge
arresters. As shown in Figure 2.59, the assembly HCB can be divided
in two parts as part A and Part B. Part A can be shared with several
HCBs of adjacent transmission lines. Upon receiving a trip command,
ASCB and ADS should be closed. These branches will create two
artificial short circuit points across the main current branch, which
include the UFD ad MB units. Therefore, the voltage across the UFD
and LCS units will be close to zero. The MB unit can be opened
and then the UFD can be opened. Thereafter, the current in the ADS
branch will fall to zero and the thyristors will be turned off naturally.
Finally, the ASCB must be opened and interrupt the fault current
[162].
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Figure 2.59: The configuration of assembly hy-
brid dc circuit breaker [162].
A thyristor controlled resistor can be connected in series with the
current limiting inductor of the HCB or SSCB in order to reduce the
amount of absorbed energy in the surge arresters of dcCB. Figure 2.60
shows the configuration of a VSC system employing the mentioned
concept [163].
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Figure 2.60: The configuration of thyristor con-
trolled resistor in parallel with the current limit-
ing inductor [163].
2.2.4 Current Limiting dc Circuit Breakers
Current limiting dc circuit breakers are able to limit maximum of
the fault current or its rate of rise. The fault current limiting in
low and medium dc voltage levels can be done using semiconductor
switch driver action for a very limited period of time [164]. In the
high voltage applications the dcCB can be equipped by Fault Current
Limiter (FCL) unit. The FCL unit may employ inductive, resistive or
superconducting elements to limit the fault current [165–168]. The
superconducting FCL (SFCL) units can automatically sense the cur-
rent rise and limit the fault current. Generally, the SFCLs can be
categorized into quench type and non-quench type SFCLs [169].
The dc current limiting characteristics of different types of SFCLs,
including dc dual reactor type using the switching operation of High
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Temperature Superconducting (HTSC) elements [169], dc type SFCL
composed of superconducting transformer [170] and dc resistive type
SFCL [171] have been discussed in the literature. The application of
SFCL in different dc systems, including dc grids protected by slow
MCBs [172], point to point VSC-HVdc[173] and MT-HVdc grid based
on the two-level converter stations [174] has also been a research
topic. A modeling approach for SFCLs applied in HVdc systems has
been investigated in [175]. As a resistive type SFCL, Yttrium Barium
Copper Oxygen (YBCO)-coated conductor tapes has been identified
to be suitable for HVdc applications [169,176].
The SFCL units can be combined with different dcCB topologies
[177]. The resistive type SFCL can be connected in series with an
MCB unit to reduce the current interruption requirements of GI unit
[178,179]. The topology of such combination is shown in Figure 2.61.
The experimental test results confirms that the current limiting part
containing superconducting tapes and parallel resistance can limit
the fault current from 20 to 1 or 2 kA very quickly within 1 ms [180].
The application of SFCL based current limiting MCB in selective
protection of MT-HVdc grids has been studied in [181].
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Figure 2.61: The configuration of a current limit-
ing MCB [178].
Combining SFCL unit with HCB topologies can reduce their re-
quired current interruption capability. Figure 2.62 depicts a proactive
HCB with an SFCL unit in its main current path [182]. The presence of
SFCL can reduce the peak of commutating current and may decrease
the current rating of the LCS unit. However, as soon as the MB unit is
closed large portion of the fault current will be commutated into the
MB unit and the fault current will rise quickly as there is no SFCL in
the MB unit path. A feasibility study of this HCB has been carried
out in [183]. Simplified model of MT-HVdc grid with the Π-model
of HVdc cables have been considered, which may not be sufficient
for this type of studies. The MT-HVdc grid protection system time
response is considered to be in the order of 20 ms which seems to be
far from the time range of the proposed fault identification algorithms
in the literature [184].
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Figure 2.62: The configuration of proactive HCB
with SFCL in its main current path [182].
The impact of SFCL on dc fault current interruption in the MT-
HVdc grids employing Continuous Wavelet Transform (CWT) protec-
tion method and the proactive HCBs has been studied in [185]. The
simulation and analysis results from different modeling approach
shows that the SFCL can reduce the current interruption requirement
of the HCBs. In addition, the authors suggest a parallel resistance for
SFCL to prevent it from experiencing overvoltage and overheat [185].
2.3. remarks 39
2.3 Remarks
The modern HVdc circuit breakers can be classified in three main
categories including Electro-mechanical dc Circuit Breakers, Solid-
state dc Circuit Breakers and the Hybrid dc Circuit Breakers. The
MCBs demonstrate low power losses as compared to the other types
of dcCBs. However, their main drawbacks can be listed as follows:
• Current Interruption Time: The interruption time of MCB depends
upon two factors including the time required for opening the con-
tacts and the required time for creating the first zero crossing point
in the fault current [87]. The contact opening time can increase
as the rated voltage of MCB increases. This is due to the longer
distance between the contacts in higher voltage levels. This is-
sue might be addressed by developing faster mechanical parts
or employing lower voltage interrupter units in series connection.
However, the series connection of interrupter units in HVdc appli-
cations might be challenging due to the highly non-linear V − I
characteristics of the arc which can cause strong inequality in the
voltage across the interpreter units during the current interruption
process. The minimum reported current interruption time in the
MCBs is in the order of 8-10 ms for interruption of 5 kA at the
voltage of 100 kV. However, it is not still clear that if this time
performance would be repeatable at higher voltage and current
scales e.g. 16 kA, 320 kV.
• Long Deionization Time: Deionization time can also be quite long
e.g. 300 ms for the MCBs [116]. In the case of temporary fault, the
MCB can be reclosed again after deionization time of the fault-arc
path. The deionization time depends on many factors such as
line voltage, conductor type, atmosphere at fault location, fault
current [116]. This means that the reclosing action cannot be done
quickly after an interruption action. Although this would be a
common issue for almost all types of dcCBs due to the presence of
non-linear surge arresters, it can cause a significant delay in MCB
based systems.
• Dependency on didt : The successful interruption possibility is highly
dependent on the didt at the zero crossing point [186]. The high rate
of rise of current can happen when MCB interrupts lower current
as compared to its rated interruption capability. In this case, the
fault current (or load current) has a small magnitude as compared
to the counter-current magnitude generated by the auxiliary circuit
and hence the rate of rise current at the zero crossing point can be
very high.
The rate of rise of fault current in MT-HVdc grids can exceed 6
kA/ms. Considering an interruption time of 8 ms, the prospective
fault current can easily reach the maximum short circuit level of the
converter station at its dc side. Therefore, the MCB can be applied in
protection of MT-HVdc grid if either additional FCL devices or fault
tolerant converter topologies are employed.
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The SSCBs show a very fast current interruption time performance.
The quick current interruption can prevent the fault current from
reaching the converter blocking threshold. The protection of MT-
HVdc grid by SSCBs can guarantee the full selectivity of protection
system without converter station blocking. Since the SSCB can in-
terrupt the fault current in early stage of its propagation, it may
contribute to reduce the current rating of converter station and the
size of current limiting inductance. However, the high power losses
associated with SSCBs is their main application drawback.
The high power losses of SSCB is due to the presence of large
number of semiconductor based switches e.g. IGBTs, IGCTs or GTOs.
The conduction power losses of SSCB is related to the number of series
connected switches. Therefore, the power losses can be decreased by
reducing the number of series connected switches.
The number of series connected switches can be halved if the main
breaker unit is implemented as a unidirectional current interrupting
unit. However, the inability of the unidirectional dcCB in clearing the
faults in its backward direction would be a matter of concern.
The number of series connected switches are defined by the maxi-
mum TRV across the SSCB. Therefore, if the TRV can be reduced the
number of switches can also be decreased. The reduction in the TRV
cannot be achieved with decreasing surge arrester units with lower
OVP level as it will cause additional high power losses and thermal
problems in the normal conduction mode. However, reducing the
TRV using auxiliary circuits can lead to promising solutions.
The HCB concept can be the most feasible solution for the fast and
selective protection of an MT-HVdc grid. However, its implementation
cost seems to be a drawback. Although there is no clear economic
estimation available in the literature for HCB (and SSCB), the large
number of required semiconductor in the MB unit, large size of surge
arresters and the requirement for UFD units show that this type of
circuit breaker is the most expensive type as compared to the other
technologies.
The interruption time for most of the fast HCBs lies in the range of
2.5-4 ms. During this time range the fault current in MT-HVdc grid
can reach 20 kA even in presence of large current limiting inductor.
Therefore, the semiconductor switches may also be connected in paral-
lel in addition to their series connection. The reduction in the number
of semiconductor switches either by reducing the series connected or
parallel connected switches can reduce the total implementation cost.
Part II
Surge-less dc Circuit
Breaker & its Application
in MT-HVdc

3
Surge-less dc Circuit Breaker
Give me a place to stand, and I shall move the world.
Archimedes of Syracuse, Greek Mathematician, Philosopher,
Scientist and Engineer.
3.1. Transient Recovery Voltage
3.2. Proposed Surge-less dc Circuit Breaker
3.3. Theoretic Analysis
3.4. Detailed Design Process
3.5. Computational Analysis
3.6. Lab-scale Prototype
3.7. Conclusion
As it was explained in Chapter 2, the SSCBs are technically attrac-
tive due to their ultra-fast current interruption performance. More-
over, the improvements and the expectation for more advances in
the field of high power semiconductor switches and also wide-band
gap devices can be listed as the main motivations of research on the
SSCBs. Furthermore, the HCBs utilize a solid-state breaker branch to
interrupt the fault current and therefore, improvements in the SSCB
technology may also improve the performance of HCBs.
While the SSCBs can offer several benefits due to their fast current
interruption characteristics, their operation can cause a large magni-
tude switching surge voltage. The excessive voltage can damage the
semiconductor switches of the SSCB at the first step. In addition, this
surge voltage may damage the system insulations.
As a typical approach to limit the switching overvoltage, snub-
ber circuits might be attached to individual semiconductor switches.
However, due to the large inductive elements of the system and high
voltage and current levels the snubber circuits cannot handle the situ-
ation. Therefore, non-linear varistor or surge arresters are required to
be employed by the SSCBs.
This chapter focuses on a recently proposed surge-less fast SSCB
topology, which is called Current Releasing dc Circuit Breaker (CRCB).
The CRCB has different operation principles as compared to the
typical SSCBs. The chapter will continue by reviewing the surge
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voltage phenomena in SSCBs in section 3.1. The operation principles
of CRCB is explained in section 3.2. section 3.3 includes the analysis
of the CRCB through an aggregated model. Design remarks are
provided in section 3.4 and simulation results through a conceptual
design example in section 3.5. Finally, the chapter is concluded
in section 3.7 after demonstrating the experimental results from an
implemented lab-scale prototype in section 3.6.
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3.1 Transient Recovery Voltage
3.1.1 Definition
Figure 3.1 shows a simplified dc power transmission system. The
ideal dc voltage source feeds the load through a transmission line,
which is modeled by its resistance and inductance. As shown in the
figure, there is a circuit breaker between the source and the trans-
mission line. Assume that a short circuit fault occurs at time t f and
connects the point F to the ground. Consequently, the circuit breaker
opens at t = tbr. Also, we assume that the current falls to zero at time
te.
SSCB
Short 
Circuit 
Fault
R  line L line
i sc 
V 
DC Load
R 
v
Short 
Circuit 
Fault
R L 
i f
V dc Load
CB
i L
vcb
+
_
Figure 3.1: dc current interruption.
The voltage across the CB after current interruption instance can
be given by:
vcb (t) = Vdc − L
di f (t)
dt
− Ri f (t) , t > tbr (3.1)
where i f represents the fault current. Due to the continuous decrease
in the fault current after interruption instance the following equation
can be given:
di f (t)
dt
< 0, tbr < t < te (3.2)
If the resistance of the dc transmission line is neglected1 [187], it 1 In contrary with the ac lines, dc transmission
lines have less resistance. This is due to absence
of skin effect in dc transmission lines during the
normal conditions. Although the resistance of a
real cable or an overhead line is a frequency de-
pendent parameter and can increase during the
fault condition, still it can be neglected against
L
di f (t)
dt − Ri f (t).
can be found out that the voltage across the CB (vcb) always exceed
the value of Vdc. This overvoltage is called Transient Interruption
Voltage (TIV) or Transient Recovery Voltage (TRV). Based on Equation
(3.1), the TIV depends on three parameters:
• The magnitude of dc current at the interruption instance (i f (tbr))
• The time in which the current becomes zero (dt)
• The system inductance (L)
In fact, the interruption of larger fault current causes higher over-
voltage across the CB. The magnitude of fault current at the interrup-
tion instance depends on the fault identification system performance2 2 dc system protection schemes have different
response times [184]. The longer fault detection
time, the higher fault current magnitude at the
interruption instance.
and the inductance between the dc source and the fault location3.
3 The inductive parts of system limit the fault
current derivative and therefore prevent it from
reaching high values [188].
It can also be understood from Equation (3.1) that the faster circuit
breakers are expected to have higher TIV due to small value of dt.
The system inductance can increase the overvoltage level. However,
in high current systems the limiting impact of system inductance is
dominate.
3.1.2 Typical Solution
Metal Oxide Varistor
Metal-Oxide Varistors (MOVs) are a kind of surge protective device
[189]. MOVs are widely used in the existing power system to damp
the system overvoltages. In addition to the surge protective role of
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MOVs in high-voltage systems, large size MOVs are needed to reduce
the system insulation level [190]. A high voltage MOV consists of
several individual highly non-linear metal-oxide elements enclosed
within a housing [191]. Examples of metal-oxide elements are de-
picted in Figure 3.2. The available housings include directly molded
silicone rubber, silicone housing with a composite hollow core design
and the porcelain housings [192,193]. Figure 3.3 shows a the design
of a high voltage MOV with porcelain housing.
Figure 3.2: Metal oxide elements [192].
Figure 3.3: A Siemens MOV with porcelain hous-
ing [192].
The material characteristics and the number of metal-oxide ele-
ments and their diameter defines the operating voltage and the energy
absorption capability of the MOV. The MOV has a very non-linear
voltage-current characteristic. The MOV resistance depends on its
voltage. Under nominal system voltage almost no current flows
through the MOV whereas at higher voltage levels the MOV resis-
tance decreases significantly and allow the current to pass through it
[194].
MOVs are also commonly installed in the HVdc systems to protect
the transmission lines and the converters stations. The overvoltage in
the system may occur due to an external phenomena such as lightning
or the system related issues such as switching actions and faults4.
4 For instance, a pole-to-ground fault in a sym-
metric monopole MMC-HVdc system can cause
transient overvoltage on the cables [195].
The surge arresters are typically installed at the ac bus, ac filter and
ac filter bus. Furthermore, five groups of surge arresters are installed
to protect the dc elements of the HVdc station. The dc side surge
arresters include the valve, converter, dc bus, neutral dc bus and dc
filter arresters [196–198]. The dc bus arrester group is installed close
to the smoothing reactor (Lsm) and also close to the dc transmission
line connection in order to protect both converter station elements
and the dc transmission line insulation against overvoltage coming
from the dc side of system.
MOV Application in dc Circuit Breaker
As mentioned in chapter 2 most of the present HVdc circuit breakers
utilize the MOVs to limit the TIV. Limiting the circuit breaker TIV
demands absorbing the stored energy in the inductive parts of system.
Therefore, the circuit breaker’s MOV should be rated based on the
largest possible released energy during fault current interruption. The
stored energy in the inductive parts of system holds:
Esc (tbr) =
1
2
Leqi2f (tbr) , (3.3)
where, Leq represents the equivalent inductance of system at the dc
side5. i f (tbr) represents the value of short circuit fault current at the5 In calculation of the equivalent inductance of
system, the ac side inductive parts and the con-
verter arm inductors should be considered. The
ac side inductors include the transformer short
circuit inductance and the coupling ac reactors
[188].
interruption instance. The stored energy in the inductive parts of
system depends on two parameters:
• The time period between the fault occurrence instance and the
interruption instance (tbr − t f )
• The system equivalent inductance (Leq)
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The magnitude of fault current at the interruption instance (i f (tbr))
depends on the two mentioned factors. The larger inductance between
the fault location and the Point of Common Coupling (PCC) can limit
the rate of rise of fault current and reduce its value at the interruption
instance. The longer fault identification or the longer dcCB operation
time can lead to higher current value at the interruption instance. Fig-
ure 3.4 depicts a typical SSCB. As explained in chapter 2, the typical
SSCB utilizes several semiconductor switches in series connection to
withstand under the TIV. Depending on the current capability of the
semiconductor switches and also the maximum possible current at
the interruption instance the SSCB may possess few parallel semi-
conductor switch branches. As can be seen in Figure 3.4, Lcb is the
current limiting inductor of SSCB. An MOV is also attached across
the semiconductor branch in order to limit the TIV and preserve the
switches from destruction after current interruption.
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Figure 3.4: MOV application in solid-state dc
circuit breaker [196].
Surge arresters have a non-linear voltage-current characteristic. To
have a rough estimation, MOV’s parameters can be approximated
by assuming its voltage to be constant until its current falls to zero.
Figure 3.5 illustrates the voltage and current approximation method
used for the SAs. It can be seen in Figure 3.5(a) the MOV voltage
rises instantaneously up to its rated voltage and remains constant
until its current fall to zero (see Figure 3.5(b)). It is also assumed that
the surge arrester current reaches its maximum instantaneously and
then decreases linearly (see Figure 3.5(b)). Vr represents the OVP of
MOV1.
ttbr te0
Vr
Vdc
Estimated v
v
MOV
MOV
vMOV
ttbr te0
iMOV
imax
iMOV
Estimated
(a)
(b)
Figure 3.5: Surge arrester approximated current
and voltage.
Considering (3.1) and neglecting the transmission line resistance
(RL), the TIV across MOV1 can be given by:
TIV = Vdc + (Lcb + LL)
i f (tbr)
te − tbr (3.4)
The current in MOV1 reaches zero when its voltage falls below its
rated voltage. The TIV is limited by the rated voltage of the surge
arrester. Therefore, using Equation (3.4), the maximum required time
for MOV1 current to fall to zero can be given as:
(tmaxe − tbr) = (Lcb + LL)
i f (tbr)
Vr −Vdc (3.5)
The absorbed energy in MOV1 holds:
EMOV =
∫ te
tbr
VMOV (t) · i f (t) dt (3.6)
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Assuming linear decrease of fault current for tbr < t < te and also
constant voltage across MOV1, the maximum absorbed energy in
MOV1 can be given as:
EmaxMOV =
∫ tmaxe
tbr
Vr · imax · (t− t
max
e )
(tbr − te) dt
=
Vr · imax · (tmaxe − tbr)
2
(3.7)
We obtain the maximum absorbed energy in MOV1 by rearranging
equations (3.5) and (3.7):
EmaxMOV =
1
2
(Lcb + LL) · i2max
(
Vr
Vr −Vdc
)
(3.8)
The term 12 (Lcb + LL) · i2max in Equation (3.8) represents the instan-
taneous stored energy in the inductive elements of system at the
interruption instance. Equation (3.8) implies that the maximum ab-
sorbed energy in the surge arrester is always larger than the stored
energy in the inductive elements of system at the interruption instance
by a factor of
(
Vr
Vr−Vdc
)
. The circuit in Figure 3.4 is simulated using a
set of preliminary values6 to clarify the impact of surge arrester OVP6 Vdc = 320 kV, Lcb = 50 mH, LL = 274 mH,
RL=320 Ω on energy absorption. The MOV’s non-linear V − I characteristic is
modeled based on the data in [195] and using the piecewise modeling
approach in PSCAD/EMTDC. Figure 3.6 depicts the employed V − I
characteristics of MOV.
Figure 3.6: Nonlinear V − I characteristic for an
MOV [195].
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Vdc is modeled as an ideal voltage source. A short circuit fault
occurs at t = 0 s and the SSCB interrupts the current as soon as its
current (icb) exceeds 2.5 kA. The simulation is carried out for five
different values of MOV1 OVP7. Figure 3.7 shows the voltage across7 OVPMOV1 = {380, 420, 480, 520, 580} [kV]
MOV1. Figure 3.8 depicts the current in SSCB before and after the
fault. The current in the MOV with higher OVP reaches zero in shorter
time as compared to the MOVs with lower OVP. The absorbed energy
in MOV1 is depicted in Figure 3.9. The numerical values for the
maximum absorbed energy in the surge arrester and the maximum
required time for energy absorption are illustrated in Table 3.1. Based
on Equation (3.3), the stored energy at the interruption instance in
the inductive elements of system is equal to 1.0125 MJ. It can be seen
in Figure 3.9 that the total absorbed energy in the MOV is larger than
the stored energy in the inductive elements of system. The MOV with
higher OVP absorbs less energy as compared to the MOVs with lower
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OVP. Table 3.1 implies that the values obtained from equations (3.5)
and (3.8) are close to the simulation results particularly, for MOVs
with higher OVP.
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Figure 3.7: Voltage across MOV1.
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Figure 3.8: Current in SSCB (icb).
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Figure 3.9: Absorbed energy in MOV1.
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Table 3.1: The absorbed energy by MOV1 and
energy absorption time. MOV OVP (Vr)
Energy Absorption time (te) [ms] Absorbed Energy (EmaxMOV) [MJ]
Simulation Equation (3.5) Simulation Equation (3.8)
380 kV 14.5 13.5 6448 6409.12
420 kV 8.4 8.1 4279 4252.5
480 kV 5.2 5.06 3052 3037.5
520 kV 4.1 4.05 2646 2632.5
580 kV 3.2 2.23 2376 2258
Drawbacks
The dc circuit breaker is a protective device and should be designed
with high reliability to interrupt the fault current without damage to
nearby equipments or self-destruction. Although the surge arresters
are utilized in the HVdc and ac systems for protection the equipments
against the surge voltages, there are few drawbacks that may make
their application in the dc circuit breakers challenging:
• Due to the large magnitude of short circuit current and also large
cable inductance in an HVdc grid the MOV must be able to absorb
a substantial amount of energy. Therefore, the energy absorp-
tion capability of MOVs are crucial in their application in dcCBs
[188]. Typical MOVs are composed of Zinc-oxide (ZnO) nonlin-
ear resistor elements. In order to increase the energy capability
of ZnO varistors their physical dimensions have to be enlarged.
Physical enlargement of ZnO varistors can affect the electrical
uniformity of the material [199]. The non-uniformity in electrical
and thermo-physical characteristics can cause a reduction in MOV
energy absorption capability [190].
• Puncture failure mode due to the high current concentration [200].
• Cracking failure mode due to nonuniform heating, which can cause
thermal stresses higher than the failure stress of the material [200].
• Lower energy absorption capability for shorter pulse width [190].
• The aging of electrical materials due to the exposure to high tem-
peratures, the composition of the surrounding material, the level of
oxygen,presence or not of ozone, the degree and type of impurities,
the presence of radiation such as ultraviolet light, overheating,
pollution, humidity and an excessive electric field [201].
• Dependency of the MOV aging on factors as wave shape, mean
current density discharged by the resistor, average temperature of
the resistor, surge polarity and number of discharges [201,202].
• Quantitative dependency of MOV lifetime on the surge arrester lo-
cation and installation on the networks and on the region keraunic
levels [201].
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3.2 Proposed Surge-less dc Circuit Breaker
3.2.1 Topology
Figure 3.10 depicts the topology of proposed surge-less dc circuit
breaker. The proposed dc circuit breaker will be referred as the
current releasing dc circuit breaker (CRCB) in this thesis. The CRCB
is composed of main breaker (MB) unit, charging branch, discharging
branch, capacitor and a current limiting inductor. The MB unit
of the CRCB can be realized by series (and parallel) connection of
power semiconductor switches. It can be seen in Figure 3.10, the
semiconductor switches in the MB unit are connected in one direction,
which implies that the CRCB is able to interrupt the current only in
its forward direction (line side). The current flow in the backward
direction (converter side) of the CRCB cannot be interrupted by the
CRCB. Hence, the proposed CRCB is a unidirectional dcCB.
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Figure 3.10: Topology of the current releasing
dc circuit breaker (CRCB).
The charging branch consists of two thyristor banks (Tch1 and
Tch2), a low voltage gate controlled semiconductor switch (Qch), two
resistors (Rch1 and Rch2) and an inductor (Lch). The discharging
branch is composed of a thyristor bank (TF), resistor (Rcb), two low
voltage gate controlled semiconductor switches (QF and QsnF), a low
voltage resistor (RsnF) and a low voltage capacitor (CsnF).
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3.2.2 Operation Principles
The CRCB can be integrated into the existing HVdc configurations
including asymmetric and symmetric monopole and bipolar systems.
Figure 3.11 shows the CRCB integration into the different HVdc
configurations. The metallic return path might be installed in the
asymmetric monopole and the bipole systems. Therefore, the metallic
return is depicted by the dashed line in Fig 3.11(a) and (c). The oper-
ation principles of CRCB are detailed for the asymmetric monopole
system and pole-to-ground fault in this subsection. Figure 3.12 depicts
a detailed schematic of CRCB when it is integrated into a point-to-
point asymmetric HVdc system. It is assumed that VSC 1 and VSC 2
operate in the rectifier and inverter modes, respectively. The operation
procedure for a pole-to-pole fault in symmetric monopole system is
similar to the pole-to-ground fault in asymmetric monopole system
but two CRCBs at both positive and negative poles of VSC must trip.
The pole-to-ground fault interruption process in the bipolar system is
equivalent to the pole-to-ground fault in the asymmetric monopole
system.
Figure 3.11: CRCB integrated to different HVdc
configurations: (a) Asymmetric monopole, (b)
Symmetric monopole, (c) Bipolar.
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Normal Conduction Mode
When the CRCB is in open mode, all switches in the MB unit (Q1-Qn)
are turned off. TF should not be triggered whereas Qch and QF must
be turned on. The CRCB can be closed by turning on all the switches
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in the MB unit. The prerequisite of current interruption in the fault
operation mode is the capacitor Ccb charging stage, which can be
done upon energization of the dc bus side of the CRCB. When the
CRCB is closed the current can flow in its forward and backward
directions due to presence of antiparallel diodes of the switches in the
MB unit. Figure 3.14 shows the current path in the normal conduction
mode of the CRCB. The current flows through the semiconductor
switches of MB1, the transmission line and the antiparallel diodes of
MB2 from rectifier side to the inverter side. The current direction can
be reversed without extra measures since the MB units at both CRCBs
are in the close states.
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Figure 3.12: Detail schematic of the CRCB in-
tegration into an asymmetric monopole HVdc
system.
Charging Mode
Capacitor charging has two stages. The first charging stage can start
by triggering the gate of Tch1. Figure 3.13 depicts the current path after
Tch is triggered. As soon as the charging current reaches specific value,
Tch2 must be triggered and simultaneously Qch must be opened. This
action will starts the second charging stage. In the second charging
stage, the current is commutated into Tch2, Rch2 and Lch. The new
current path will charge the CRCB capacitor (Ccb) to a voltage larger
than the dc bus voltage due to the presence of Lch. The charging stage
will be analytically detailed in section 3.3.
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Figure 3.13: The capacitor charging stage.
The charging current peak in the first stage is limited by Rch1. In
the second charging stage the voltage difference between the dc bus
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and the CRCB capacitor is in the range of few kilo volts and hence
the value of Rch2 can be selected smaller than Rch1. Ccb must be kept
charged and if its voltage drops below specific value the charging
process must be repeated.
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Figure 3.14: Normal conduction stage.
Current Interruption Mode
Upon detection of a fault on a transmission line both CRCBs attached
to the faulty transmission line should trip. The time delay between the
trip command and fault inception depends on the protection scheme
features. Figure 3.15 shows the current interruption stage when a
pole-to-ground short circuit fault occurs on the transmission line.
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Figure 3.15: Current interruption stage.
To interrupt the fault current and isolate it from the VSC, the MB
units in both CRCB 1 and 2 must be opened and TF1 and TF2 should
be triggered. Triggering TF1 discharges Ccb1 to the faulty transmission
line and feeds the fault point by the limited stored energy in the
capacitor. In other words, discharging the capacitor does not allow
the voltage at point A to collapse rapidly. The same process should be
done in CRCB 2 at the other end of the transmission line. Therefore,
the switches in the MB units turn off softly without high surge voltage.
Stored energy in the current limiting inductor and the inductance
of cable is also discharged and dissipated in RF1 and RF2, cable
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Figure 3.16: CRCB fault current interruption
process.
resistance and fault resistance. To avoid commutation failures in TF1
and TF2 a low voltage gate controlled switch (QF1 and QF2) is included
in the topology of each CRCB. QF1 and QF2 should be turned off for
a short period of time after the corresponding capacitor is discharged
in order to interrupt the residual current and commutate TF1 and TF1
by the help of their active RC snubber circuits. Figure 3.16 depicts
the sequential current interruption process in the CRCB. The time
period tbr − t f depends on the perception scheme fault identification
time. The current interruption time of CRCB lies in range of few
tens of micro seconds due to fast turn-off of semiconductor switches.
However, after current interruption the CRCB capacitor will discharge
till time t = te. An additional time is considered to guarantee the
current commutation in the discharging branch. Hence, the CRCB
discharge time will be equal to t′e − tbr. The CRCB discharge time
depends on the fault location and the fault impedance.
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3.3 Theoretic Analysis
This subsection aims to analyze the detailed behavior of CRCB in
the charging and current interruption processes. The converter is
modeled as an ideal dc voltage source in this analysis. The analysis
are presented for charging and fault interruption modes of the CRCB.
3.3.1 Charging Mode
Figure 3.17 depicts the equivalent circuit of the charging branch in
the CRCB. This circuit has two operation stages including The first
and the second charging stages.
Figure 3.17: Equivalent circuit of a charging
stage of the CRCB.
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The First Charging Stage
As it was mentioned in subsection 3.2.2, Qch is always closed during
the first stage of charging mode. Figure 3.18 shows that the current
flows through Tch1, Qch and Rch1 and charges the capacitor.
Figure 3.18: Equivalent circuit of a charging
stage of the CRCB.
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Neglecting the voltage drop across Tch and Qch, the equivalent
circuit represents a well-known series RC circuit [203]. The current
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and voltage equations can be given as follows:
vCcb (t) = Vdc
(
1− e−
t
Rch1Ccb
)
; vCcb (t0) = 0
iCcb (t) =
Vdc
Rch1
e−
t
Rch1Ccb ; vCcb (t0) = 0
(3.9)
The Second Charging Stage
Tch1 may be turned off naturally if its current falls below its holding
current. However, the thyristor commutation can only be guaranteed
if the voltage across the thyristor is reversed for a sufficient period of
time and its reverse recovery current is provided. This period should
not be less than the circuit commutated turn-off time of the thyristor.
Hence, in order to grantee the successful turn-off of the thyristor a
different scheme is proposed and applied in the CRCB. The second
stage starts when the charging current (ich) falls below a specific level
(ith2) by triggering Tch2 and opening Qch. This action commutates the
current into Tch2. Figure 3.19 depicts the equivalent circuit for the
second stage.
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stage of the CRCB.
As can be seen in Figure 3.19, the circuit represents a series RLC
circuit. Assume that the charging current of the first stage falls below
ith2 at t = t1. The voltage difference between Ccb and the dc voltage
source at t = t1 can be given by:
∆V = Vdc − vCcb (t1) = Rch1ich (t1) ; t0 < t (3.10)
After Qch is opened and Tch2 is triggered, the current flows through
the parallel branch via Tch2, Lch and Rch2. The differential equation
for this stage of operation can be given as follow:
d2ich (t)
dt2
+
Rch2
Lch
· dich (t)
dt
+
1
LchCcb
ich (t) = 0 (3.11)
The damping factor of the snubber circuit can be given by:
ξ =
Rch2
2
√
Ccb
Lch
(3.12)
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If the inductor and capacitor in the snubber circuit are designed for
under-damped operation the current equation for ξ < 1 can be given
by [203]:
ich (t) = ke−αtsin (ωdt + θ) (3.13)
where
ωd =
√
ω20 − α2
ω0 =
1√
LchCcb
α =
Rch2
2Lch
(3.14)
and k and θ should be obtained based on the initial conditions of the
circuit. Initially, the current in the inductor and the capacitor voltage
are zero. In addition, at initial instance the snubber inductor acts
as open circuit and the applied voltage appears across the inductor.
Therefore the initial conditions of the circuit can be given by:
iLch (t1) = 0
vLch (t1) = ∆V
= Lch
dich (t)
dt
∣∣∣∣
t=t1
(3.15)
Therefore, the current derivative at t = t1 can be evaluated as:
dich (t)
dt
∣∣∣∣
t=t1
=
vLch (t1)
Lch
(3.16)
Using Equation (3.15), the constants k and θ can be obtained as
follows:
k =
∆V
Lchωd
θ = 0
(3.17)
The current equation can be rearranged as:
ich (t) =
∆V
Lchωd
e−αtsin (ωdt) (3.18)
Equation 3.18 implies that the current in Lsn oscillates under two
envelopes including e−αt and −e−αt. The oscillation frequency is
equal to ωd. However, in this circuit, as soon as the current in the
snubber branch reaches zero, the thyristors (Tch1 and Tch2) will not
allow the current direction to be reversed. In order to analyze the
behavior of charging circuit, the capacitor and the inductor voltages
must be obtained for the instant when the current in Lch reaches zero.
Considering the oscillation frequency, the current in inductor reaches
zero at t2 = t1 + piωd . The inductor voltage can be derived as follows:
vLch (t) = Lch
dich (t)
dt
=
∆V
(−αe−αtsin (ωdt) +ωde−αtcos (ωdt))
ωd
(3.19)
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Therefore, the inductor voltage when its current reaches zero at
t2 = piωd can be given by:
vLch
(
pi
ωd
)
= −∆Ve−α
pi
ωd (3.20)
The capacitor current holds:
iCcb (t) = Ccb
dvCcb (t)
dt
(3.21)
Hence, its voltage can be given by:
vCcb (t) =
1
Ccb
∫
iCcb (t) dt +VCcb0 (3.22)
where, VCcb0 represents the initial voltage of capacitor, which is equal
to its voltage at t = t1. Considering that the initial voltage of snub-
ber capacitor is almost zero the capacitor voltage can be derived as
follows:
vCcb (t) =
1
Ccb
∫ t
0
∆V
Lchωd
e−αt
′
sin
(
ωdt′
)
dt′ +VCcb0
=
∆V
(
−ωde−αt′cos (ωdt′)− αe−αt′ sin (ωdt′)
)
LchCcbωd
(
ω2d + α
2
) ∣∣∣∣t
0
+VCcb0
=
∆V
[(−ωde−αtcos (ωdt)− αe−αtsin (ωdt))+ωde−αt]
LchCcbωd
(
ω2d + α
2
)
+VCcb0
(3.23)
Using the relations among ωd, ω0 and α from Equation (3.14), Equa-
tion (3.23) can be rearranged as follows:
vCcb (t) =
∆V
ωd
[(−ωde−αtcos (ωdt)− αe−αtsin (ωdt))+ωde−αt]
+VCcb0
(3.24)
Assuming t1 = 0 s the snubber capacitor voltage when its current
reaches zero (at time t2) can be given by:
vCcb (t2) = vCcb
(
pi
ωd
)
= ∆V
(
1+ e
−αpi
ωd
)
+VCcb0
(3.25)
From KVL at t = t+2 we have:
Vdc − vTch1
(
t+2
)− vTch2 (t+2 )− vLch (t+2 )− vRch2 (t+2 )
− vCcb
(
t+2
)
= 0
(3.26)
As previously mentioned, the voltage of Ccb is almost constant
for t > t2. The voltage across Rch2 and Lch for t > t2 is zero since
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no current flows through them. Therefore, the voltage across the
thyristors at t = t+2 can be obtained as follows:
vTchT
(
t+2
)
= vTch1
(
t+2
)
+ vTch2
(
t+2
)
= Vdc − vCcb
(
t+2
)
= ∆V − ∆V
(
1+ e
−αpi
ωd
)
−VCcb0
(3.27)
Considering that VCcb0 = Vdc−∆V, Equation (3.27) can be rearranged
as follows:
vTchT
(
t+2
)
= −∆Ve
−αpi
ωd (3.28)
Equation (3.28) can be expanded as follows:
vTchT
(
t+2
)
= −∆Ve
−pi√
4Lch
R2ch2Ccb
−1
(3.29)
Equation (3.28) illustrates that voltage across thyristor will be negative
for t > t2 until Qch closes at t = t3. The magnitude of negative voltage
for a given CRCB capacitor depends upon the ratio of values of the
inductor and charging resistor (Rch2). At t = t3, Qch is closed.
3.3.2 Fault Interruption Mode
The First Stage
As shown in Figure 3.15, a pole-to-ground fault in an asymmetric
monopole system divides the system in two independent sections.
The two sections are named as section A and B. In order to analyze
the CRCB behavior one section should be considered. Figure 3.20
shows the equivalent circuit of section A in the asymmetric monopole
dc system depicted in Figure 3.15. The other parameters of the circuit
can be given as:
• sw1: Thyristor TF
• sw2: Main breaker unit (Series connection of Q1,...,Qn)
• Rcb: CRCB resistor
• Ccb: CRCB capacitor
• Lcb: Main current limiting inductor
• LF: Thyristor current derivative limiting inductor
• RL: Transmission line resistance
• LL: Transmission line inductance
• R f : Fault resistance
To analyze the circuit, semiconductor switches are replaced by
ideal switches. As mentioned in chapter 2, the fault impedance for
both pole-to-ground and pole-to-pole faults in HVdc cables is very
low. The equivalent circuit of the system can be aggregated more
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system in presence of the CRCB.
by combining few elements of the circuit. Figure 3.21 shows the
aggregated equivalent circuit of the system. As it is illustrated in
(3.30), L represents the sum of current limiting inductor and the line
inductance and also R represents the sum of fault and transmission
line resistances.
L = Lcb + LL
R = R f + RL
(3.30)
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Figure 3.21: Aggregated equivalent circuit of a
dc system in presence of the CRCB.
Based on the CRCB operation principles, it is assumed that sw2
is opened and almost simultaneously sw1 is closed at time t = tbr.
At the interruption instance the voltage of CRCB capacitor is almost
equal to the dc bus voltage. Hence, the initial conditions of the circuit
can be approximately given by:
vC (tbr) = VC0
iL (tbr) = imax
(3.31)
where vC (tbr) and iL (tbr) are the initial voltage of the CRCB capac-
itor and the initial current of its inductor, respectively. imax is the
fault current magnitude at the interruption instance. After switching
action is done at t = tbr, the depicted equivalent circuit in Figure
3.21 represents a second order series RLC circuit. The well-known
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differential equation for this circuit is given by (3.32) [203].
d2iL (t)
dt2
+
(R + Rcb)
(L + LF)
· diL (t)
dt
+
1
LCcb
iL (t) = 0 (3.32)
The damping factor of the RLC circuit can be given by (3.33).
ξ =
R + Rcb
2
√
Ccb
L + LF
(3.33)
When ξ > 1 the circuit has an over-damped response and for ξ < 1
the response is under-damped. For proper operation of CRCB it is
necessary to avoid line current oscillation. Therefore, the internal
parameters of CRCB should be designed to push the circuit to over-
damped regime. Hence, here the behavior of circuit for the over-
damped condition is analyzed. Solving the second order differential
equation, the line current can be given by (3.34).
iL (t) = k1es1t + k2es2t (3.34)
where
s1 =
− (R + Rcb)
2 (L + LT)
+
√√√√ (R + Rcb)2
4 (L + LT)
2 −
1
(L + LF)Ccb
(3.35)
s2 =
− (R + Rcb)
2 (L + LF)
−
√√√√ (R + Rcb)2
4 (L + LF)
2 −
1
(L + LF)Ccb
(3.36)
k1 =
1
s1 − s2
(
VC0 − (R + Rcb) imax
L + LF
− s2imax
)
(3.37)
k2 =
1
s2 − s1
(
VC0 − (R + Rcb) imax
L + LF
− s1imax
)
(3.38)
The voltage at point B (vB) for t > tbr can be given as follows:
vB (t) = L
diL (t)
dt
+ RiL
= k1s1Les1t + k2s2Les2t + RiL
(3.39)
Assuming vA equal to Vdc after opening sw2, vcb (t) can be derived as
(3.40).
vcb (t) = Vdc − k1s1Les1t − k2s2Les2t − RiL (3.40)
The current peak in transmission line will be reached at t = timax
when the derivative of Equation (3.34) will be zero. timax can be given
as follows:
timax =
ln
(
− k1s1k2s2
)
(s2 − s1) (3.41)
The current peak in the transmission line after interruption instant
can be given by:
IL,max = k1
(
− k1s1
k1s1
) s1
s2−s1
+ k2
(
− k1s1
k2s2
) s2
s2−s1
(3.42)
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The maximum TIV across the MB unit of the CRCB can be obtained
by finding the time when its voltage derivative is zero. The time for
maximum voltage can be given as:
tvmax =
ln
(
− k1s21
k2s22
)
(s2 − s1) (3.43)
Consequently, the maximum transient inverse voltage across the main
breaker unit can be given by Equation (3.44):
Vcb,max = Vdc − k1 (R + (L + LT) s1)
(
− k1s
2
1
k1s21
) s1
s2−s1
− k2 (R + (L + LT) s2)
(
− k1s
2
1
k1s21
) s2
s2−s1
(3.44)
The Second Stage
In the second operation stage QF should be opened for a short period
of time to generate a negative voltage across TF. The equivalent
circuit in this stage is shown in Figure 3.22. QF is closed while QsnF is
opened and Ccb discharges via QF into the current limiting inductor
and the transmission line. The voltage across the snubber circuit
(RsnF and CsnF) is equal to the conduction voltage drop across QF.
As soon as the discharging current (iTF) falls below specific level
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Figure 3.22: CRCB fault current interruption
process.
(ith1), QF will be opened and QsnF will be closed at t = t0. Figure
3.23 depicts the current path for t > t0. The current limiting inductor
Lcb, the thyristor current derivative limiting inductor (LF) and the
transmission line inductance LL are replaced by their sum, which is
represented by LT . By closing QsnF, the current cannot flow through
RsnF. Therefore, the equivalent circuit contains two capacitors, one
resistors and one inductor in series. The voltage difference between
Ccb voltage and the voltage at fault location in the equivalent circuit
in Figure 3.23 at t = t0 is called ∆V. At t = t0, the derivative of iTF
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has a small value compared to the initial discharge current. This can
be valid also for the transmission line current. Therefore, ∆V can be
given as follows:
∆V = vA − vCcb (t1) = Rcb · iTF (t0) (3.45)
Ccb and CsnF are in series connection. The initial voltage of CsnF
Figure 3.23: CRCB fault current interruption
process.
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is zero whereas the initial voltage of Ccb is equal to ∆V. The initial
conditions of circuit can be given by:
iL (t0) = I0
vCcb (t0) = ∆V
(3.46)
In order to simplify the analyze of this circuit we replace two capacitor
by CT , which is equal to series equivalent of two capacitors. The initial
voltage of CT will be equal to the initial voltage of Ccb. In addition,
we replace two resistors by their series equivalent (RT) as follow:
CT =
CcbCsnF
Ccb + CsnF
; VCT (t0) = −∆V (3.47)
The differential equation for this stage of operation can be given by:
d2isnF (t)
dt2
+
Rcb
LT
· disnF (t)
dt
+
1
LTCT
isnF (t) = 0 (3.48)
The damping factor of the snubber circuit can be given by:
ξ =
Rcb
2
√
CT
LT
(3.49)
The inductor and capacitor in the snubber circuit should be designed
for under-damped operation. Therefore, it is assumed that ξ < 1.
Equation (3.49) can be solved considering the initial conditions from
3.46 [203]. The current equation for ξ < 1 can be given by:
isnF (t) =
∆Vω20CTe
−αt
ωd
sin (ωdt)+
I0ω0e−αt
ωd
cos (ωdt + φ) ; t0 < t < t1
(3.50)
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vCT (t) =
−∆Vω0e−αt
ωd
cos (ωdt− φ) + I0e
−αt
ωdCT
sin (ωdt) ; t0 < t < t1
(3.51)
where
ωd =
√
ω20 − α2
ω0 =
1√
LTCT
α =
Rcb
2LT
φ =
α
ωd
(3.52)
In equations (3.50) and (3.51), t1 represents the instant when the first
zero crossing in the current happens. As soon as the snubber current
reaches zero at t = t1, it will not be able to reverse its direction due
to the presence of the thyristor in the circuit. Therefore, the snubber
capacitor will be charged until time t1. Using trigonometric rules
Equation (3.50) can be rearranged as follows:
isnF (t) =e−αt (Bsin (ωdt) + Acos (ωdt + φ))
=e−αt
√
A2 + B2 − 2ABsin (φ)
· cos
(
ωdt + tan−1
(
Asin (φ)− B
Acos (φ)
)) (3.53)
where
A =
I0ω0
ωd
(3.54)
B =
∆Vω20CT
ωd
(3.55)
Time t1 can be obtained as follows:
isnF (t1) = 0
⇒ cos
(
ωdt1 + tan−1
(
Asin (φ)− B
Acos (φ)
))
= 0
⇒ t1 = 1ωd
(
pi
2
− tan−1
(
Asin (φ)− B
Acos (φ)
)) (3.56)
Therefore, the voltage of equivalent capacitor at t1 can be derived
using Equations (3.51) and (3.56). If the snubber capacitor is chosen
small enough compared to the CRCB capacitor we can write:
CsnF  Ccb ⇒ CT ≈ CsnF (3.57)
As was mentioned, when QF opens the discharging current has a
small value. Therefore, the peak of isnF will have a small value too.
Considering Equation (3.57), the voltage derivative across Ccb will be
negligible against that of CsnF.
dvCcb(t)
dt =
isnF(t)
Ccb
dvCsnF(t)
dt =
isnF(t)
CsnF
}
⇒ dvCcb (t)
dt
 dvCsnF (t)
dt
(3.58)
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Using Equations (3.57) and (3.58), the voltage of CsnF at t = t1 can be
given by:
vCsnF (t1) = vCT (t1) + ∆V (3.59)
From KVL at t = t+1 we have:
vCcb
(
t+1
)− vRcb (t+1 )− vTF (t+1 )− vCsnF (t+1 )− vLT (t+1 ) = 0 (3.60)
Since the current in the circuit value is zero for t > t1, the voltage
across the resistor and the inductor will be zero. therefore, Equation
(3.60) can be simplified as follows:
vCcb
(
t+1
)− vTF (t+1 )− vCsnF (t+1 ) = 0 (3.61)
Using Equation (3.45) the voltage across the thyristor can be given by:
vTF
(
t+1
)
= vCsnF
(
t+1
)
(3.62)
Depending on the CRCB resistor (Rcb) and the snubber capacitor (Ccb)
values, vCsnF
(
t+1
)
can be several times greater than ∆V. Hence, the
voltage across the thyristor will be negative for t > t1 until QF is
closed at time t2. Figure 3.24 depicts the current path after QF is
closed and QsnF is opened. As can be seen the snubber capacitor will
be discharged via the snubber resistor (RsnF) and QF. As soon as QF
is closed the charging process can be started.
Figure 3.24: CRCB fault current interruption
process.
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3.3.3 Power Losses
The major part of the power losses in the CRCB is caused by the MB
unit. The MB unit conducts the nominal current of the system in
the normal condition. Figure 3.25 shows the structure of MB unit.
In order to satisfy the voltage requirements of the grid the MB unit
contains several semiconductor switches in series. depending on
the current breaking capability The MB unit might have few parallel
branches. IGBTs and IGCTs with antiparallel diodes are typically
employed in realization of dcCBs. Depending on the power flow
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direction in the dc transmission line, the current can flow through
the switches or their antiparallel diodes. Therefore, the power losses
caused by the semiconductor switches and diodes should be obtained. Q Q Q Q
Q Q Q Q
Q Q
22
Q Q
11 (N -1)1
Ns
s N 1s
2212 (N -1)2s N 2s
2N1N (N -1)Ns N  Nsp p p p
Np
Figure 3.25: CRCB fault current interruption
process.
The conduction power losses for both IGBTs and IGCTs can be
approximated by modeling them as the series connection of a constant
dc voltage source (uT0), which represents the on-state collector-emitter
voltage at zero-current and a resistor (rC) representing the on-state re-
sistance of semiconductor switch. Hence the collector-emitter voltage
can be given by Equation (3.63) [204].
uCE (t) = uT0 + rcic (t) (3.63)
where, ic represents the current flowing through the collector of the
semiconductor switch. Therefore, the conduction power losses for
one IGBT or IGCT can be given as:
pc,sw (t) = uCE (t) iC (t) = uT0iC (t) + rci2c (t) (3.64)
Assuming a one-branch configuration of series semiconductor switches,
the conduction power losses of MB unit during normal operation can
be given by Equation (3.65).
pcs,sw (t) = Ns
(
uT0iMB (t) + rciMB (t)
2
)
(3.65)
where, Ns and iMB (t) represents the number of IGBTs in series con-
nection and the current flowing through the MB unit. As it is shown
in Figure 3.25, the MB unit may contain few parallel branches. As-
suming that all the parallel branches will be turned on and turned
off together, the nominal current will be shared between them almost
equally. Therefore we have:
pcT,sw (t) = NpNs
(
uT0
iMB (t) (t)
Np
+ rc
(
iMB (t)
Np
)2)
= NsuT0iMB (t) + NsrciMB (t)
2︸ ︷︷ ︸
Pcs,sw
−Ns Np − 1Np rciMB (t)
2
(3.66)
Equation (3.66) implies that the total conduction power losses reduces
by increasing the number of parallel branches for fixed number of
switches in series. The power losses approximation for the antiparallel
diodes is similar to that of IGBT [204]. The conduction power losses
in the diodes considering the number of elements in series and the
number of parallel branches can be given by:
pcT,D (t) = NsuD0iMB (t) +
Ns
Np
rDiMB (t)
2 (3.67)
3.3.4 Bipolar System
In bipolar HVdc configuration, three types of fault should be taken
into account: pole-to-ground, pole-to-pole and pole-to-pole-to-ground
faults. Pole-to-ground fault in one pole of bipolar system is similar to
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the pole-to-ground fault in the asymmetric monopole system. There-
fore, the analysis from section 3.3.2 is valid for the mentioned type of
fault in bipolar HVdc systems. Fig. 3.26 shows the simplified equiv-
alent circuit in presence of a low impedance pole-to-pole-to-ground
short circuit fault in a bipolar configuration.
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Figure 3.26: Equivalent circuit of the bipole
HVdc system during Pole-to-pole-to-ground
short circuit fault.
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Figure 3.27: Equivalent circuit of the bipole
HVdc system during Pole-to-pole short circuit
fault.
It can be seen in Figure 3.26 that the circuit can be analyzed as two
independent circuits. Hence, the obtained equations in section 3.3.2
are also valid for this case. Figure 3.27 shows the simplified equivalent
circuit of the bipolar system during a pole-to-pole fault. In this case
after opening sw2 and sw4 and closing sw1 and sw3 the current of
positive and the negative poles will be equal. The differential equation
of the circuit can be given as:
d2ipL (t)
dt2
+
(RT + 2Rcb)
2L
· di
p
L (t)
dt
+
1
2L
(
Ccb
2
) ipL (t) = 0 (3.68)
where RT represents the sum of high frequency resistance of faulted
sections of two transmission lines and the fault resistance. Note that
2R >> RT and hence RT can be replaced by 2RT . Thereafter the
differential equation can be rearranged as follows:
d2iL (t)
dt2
+
(RT + Rcb)
L
· di
p
L (t)
dt
+
1
L
ipL (t) = 0, (3.69)
which is identical to (3.32). Therefore, the line current after inter-
ruption of a pole-to-pole short circuit fault in a bipolar configuration
is similar to that of a monopole system. During interruption of a
pole-to-pole fault because of simultaneous operation of the CRCBs in
both poles of the system, the overall capacitance is divided by half
and the overall resistance and also the inductance are doubled and
the equations from subsection 3.3.2 are valid.
3.3.5 Symmetric Monopole System
The interruption of pole-to-ground fault in the symmetric monopole
system is similar to that of the asymmetric monopole system. There-
fore, the analysis from subsection 3.3.2 is valid for this type of fault
in the symmetric monopole system. Moreover, the interruption of
pole-to-pole and pole-to-pole-ground faults in symmetric monopole
system are similar to interruption mentioned types of fault in the
bipolar system. Thus, the analysis from subsection 3.3.4 is valid for
the mentioned types of fault in the symmetric monopole systems.
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3.4 Detailed Design Process
The sequential design process of the CRCB is illustrated in Figures
3.28 and 3.29.
Start
Power Semiconductor Switch Type Selection for MB Unit
Number of Switches in Series from Eq. (3.66)
Number of Parallel Branches from Eq. (3.67)
 Current Limiting Inductor from Eq. (3.69)
CRCB Resistor from Eq. (3.70)
CRCB Capacitor from Eq. (3.71)
Number of Discharge Thyristors in Series from Eq. (3.72)
Requirements of Discharge Thyristor from Eq. (3.73), 
(3.75), (3.76), (3.77), (3.78), (3.79) and (3.80)
Discharge Thyristor Selection (Tch)
Preliminary Values for RsnF and CsnF Considering ξ<1
Calculate Reverse Voltage Across TF from Eq. (3.xx)
Define the Qr and IRM of the Thyristor from Datasheet
RsnF Satisfies Eq. (3.82)
Update the 
Value of RsnF
Considering 
ξ<1 
CsnF Satisfies Eq. (3.85)
Update the 
Value of 
ΔVdsch
Semiconductor Switch Type Selection for CS2 Unit
Number of Switches in Series and Parallel from Eq. (3.86)
Preliminary Value for ΔVdsch
To Next Page
Figure 3.28: CRCB fault current interruption
process.
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Capacitor Type and Technology Selection
Define Value of Rch based on Eq. (3.87)
Number of Charging Thyristors in Series from Eq. (3.72)
Requirements of Discharge Thyristor from Eq. (3.90), 
(3.91), (3.92) and (3.93)
Charging Thyristor Selection (Tch)
Preliminary Values for RsnF and CsnF Considering ξ<1
Calculate Reverse Voltage Across TF from Eq. (3.xx)
Define the Qr and IRM of the Thyristor from Datasheet
RsnF Satisfies Eq. (3.95)
Update the 
Value of RsnF
Considering 
ξ<1 
CsnF Satisfies Eq. (3.98)
Update the 
Value of 
ΔVdsch
Semiconductor Switch Type Selection for CS1 Unit
Number of Switches in Series and Parallel from Eq. (3.99)
Preliminary Value for ΔVch
Finish
From Previous Page
Figure 3.29: CRCB fault current interruption
process
The CRCB can be designed based on the system parameters and
design requirements. At the end of design process The designed
parameters should be verified by detailed simulation model based
on the detailed model of cable and the power converter. Table 3.2
illustrates the parameters and their descriptions that should be taken
into the account in the design process of the CRCB. Vdc, In, TLL,
LHFL , R
HF
L are the system related parameters. Tid0,max is related to the
protection relay performance and represents the maximum possible
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time for generating a trip signal for a fault on transmission line with
0 km distance from the dc bus. Note that Tid0,max includes the fault
detection, signal processing and sensor delay times. TIVmax and
Ibr,max are the design requirements.
Parameter Description
Vdc System nominal voltage
In System nominal current
TLL Transmission line length
LHFL Transmission line lumped inductance per kilometer in high frequency
RHFL Transmission line lumped resistance per kilometer in high frequency
Tid0,max Maximum trip signal generation time for fault with 0 km distance
TIVmax Maximum TIV across the MB unit of CRCB in per unit
Ibr,max Maximum current breaking capability of the CRCB
Table 3.2: The CRCB design requirements and
system parameters.
3.4.1 MB Unit
Firstly, the semiconductor switch type must be chosen. As mentioned,
IGBTs ad IGCTs are most common components to be applied in the
dcCBs implementation. However, other types of fast gate controlled
devices would be potential candidates to be employed in the im-
plementation of CRCB. The most important parameters of powers
semiconductor devices are listed in the Table (3.3).
Parameter Description
VCES Collector-emitter break down voltage
Ic,nom Collector-emitter continuous dc current
rc Collector-emitter on-state resistance
VT0 Collector-emitter zero current threshold voltage
Isc Collector-emitter short circuit current
ICRM Repetitive peak collector current
IF Continuous dc forward current (though antiparallel diode)
IFRM Repetitive peak forward current (though antiparallel diode)
I2t I2t value
VCE,D Collector-emitter dc stability voltage
Table 3.3: The CRCB design requirements and
system parameters.
In addition to the blocking voltage and current capabilities, VT0
and rC can be listed as two important parameters in selecting the
semiconductor switch type in the the SSCB implementation. For a
given collector-emitter voltage, the devices with lower VT0 and lower
on-state collector-emitter resistance are expected to have less power
losses. VT0 and on-state collector-emitter resistance are not directly
accessible from the datasheet numerical information due to their
dependency on the gate-emitter voltage. These two parameters can
be obtained by evaluating IC −VCE curve in the power semiconductor
switch datasheet. Figure 3.30 shows a typical IC −VCE curve for an
IGBT. Depending on the gate-emitter voltage the collector-emitter
voltage can have different values for specific current level. rc can be
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estimated by evaluating the slope of the corresponding gate voltage
curve in its linear area [205]. Figure 3.31 illustrate the application
of this method. As can be seen in Figure 3.31, the line, which was
used for defining rc can be extended to reach VCE axis to point out
the value of VT0 [205].
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Figure 3.30: Typical IC −VCE curve [206].
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The number of power switches in series connection in each branch
of MB unit can be defined based on the maximum TIV requirement
and the voltage capability of the power semiconductor switch. VCES is
the highest voltage that can be applied in any condition between the
collector and emitter of the device. Any exceeding voltage may cause
device permanent damage due to the break-down [207]. Therefore,
VCES cannot be applied in design of the MB unit. VCE,D represents
the collector-emitter dc stability voltage and typically is given for 100
FIT 8 Typically, the collector-emitter dc stability voltage lies in the
8 Failures in Time (FIT) is a standard industry
value defined as the device failure rate per bil-
lion hours [208].
range of 0.5-0.6 of collector-emitter break-down voltage. Therefore,
the number of IGBTs in series connection can be obtained based on
the following Equation:
Ns =
⌈
TIVmax ·Vdc
VCE,dc
⌉
(3.70)
where, de represents the ceiling function. dxe is equal to the small-
est integer greater than or equal to x. The number of parallel branches
should be defined considering the most sever scenario from current
magnitude and detection time points of view. The most sever case
happens when a fault happens at the other end of the transmission
line and is not detected by the protection relay. In this case the fault
current increases until it reaches the CRCB maximum current break-
ing capability. When Ibr,max threshold is reached, the CRCB opens
independently from the protection system. Therefore, in this scenario
the current is increasing up to Ibr,max level in a relatively long period
of time. Depending on the transmission line characteristics this time
period may reach few milliseconds. Isc represents the collector-emitter
short circuit current and usually is given for a time period less than
10 µs. If the current exceeds this value for a time period longer
than 10 µs, the power semiconductor switch may face turn-off failure
and consequently permanent damage. The overcurrent period in a
dc system can be larger than this short time period. Therefore, the
current breaking capability of the CRCB cannot be defined based
on the mentioned value. ICRM represents the maximum repetitive
forward current in the IGBT. Typically, ICRM is given for a pulse with
duration of 1 ms. Therefore, ICRM also cannot be suitable for defining
the number of parallel branches. The safest method is to use the
continuous collector-emitter nominal dc current value to define the
number of parallel branches as follows:
Np =
⌈
Ibr,max
Icn
⌉
(3.71)
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3.4.2 Current Limiting Inductor
The largest rate of rise of current occurs when a fault happens very
close to the circuit breaker. In this case the fault can exceed the
maximum current breaking capability of the CRCB very quickly even
before it is detected by either the protection relay or the CRCB internal
protection unit. Therefore, Lcb is included in the topology of the CRCB
as the current limiting inductor in order to limit the rate of rise of
fault current. The size of current limiting inductor can be defined
by considering the maximum zero distance fault identification time
(Tid0,max) and the voltage level. Assume that a short circuit fault
happens in a location with 0 km distance to the CRCB. The maximum
rate of rise of current in the MB unit of the CRCB can be given by:
di f ,max
dt
=
Vdc
Lcb
(3.72)
Equation (3.72) gives the maximum current derivative since in practice
the dc bus voltage drops during the short circuit fault conditions. In
case of MMC based system due to the absence of large capacitor at the
dc side of converter and the presence relatively large arm inductors,
the system inductance will be larger than Lcb. The current limiting
inductor should be sized in order to limit the value of fault current
below the maximum current breaking capability of the CRCB for the
faults with 0 km distance. Therefore, we have:
Lcb =
VdcTid0,max
m1 Ibr,max − In ; 0.6 < m1 < 1 (3.73)
where, m1 is introduced as a design constant. If m1 is selected to be
equal to 1, the current limiting inductor will limit the value of fault
current to the maximum current breaking capability of the CRCB
during the maximum zero distance fault detection time.
3.4.3 Discharging Branch
Discharging branch consists of one thyristor bank, a resistor, an
inductor and a gate controlled semiconductor switch and its snubber
circuit.
Resistor Rcb
Rcb should be designed in order to provide the system with discharg-
ing current with a peak larger than the maximum current breaking
capability of the CRCB. Therefore the acceptable range for Rcb can be
given as:
Rcb =
VCcb0
m2 Ibr.max
; 1 < m2 < 1.1 (3.74)
where m2 is introduced as a design constant and VCcb0 is the capacitor
Ccb voltage level after it is fully charged. Both m2 and VCcb0 must be
selected at this stage of design.
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Capacitor Ccb
After calculating the resistor value, the minimum value of CRCB can
be obtained. The capacitor should be sized in order to keep the fault
interruption circuit in the over-damped regime in any condition. As
can be found out from Equation (3.33), for a given value of Ccb the
damping factor increases by increasing the circuit resistance and also
it increases by reducing the value of system inductance. The smallest
ξ for a given value of Ccb happens when the circuit resistance has
its lowest value and the inductance has its largest value. This case
happens when a short circuit fault with 0 Ω occurs at the far end of
the line. Therefore, the acceptable range for the value of Ccb to have
ξ > 1 in all fault scenarios can be obtained as follows:
ξ > 1⇒ Ccb >
4
(
Lcb + TLL · LHFL
)
R2cb
(3.75)
Thyristor TF and Inductor LT
The most relevant parameters in selecting the thyristor are listed and
described in Table (3.4).
Table 3.4: The CRCB design requirements and
system parameters.
Parameter Description
VDWM Maximum working forward voltage
VRWM Maximum working reverse voltage
ITSM Surge current
I2t I2t value(
diT
dt
)
cr
Critical rate of rise of on-state current(
dvD
dt
)
cr
Critical rate of rise of off-state voltage
tq Circuit commutated turn-off time
TF must be able to withstand under the system nominal voltage.
Therefore its VDWM and VRWM must be higher than the system voltage
level. In some cases, the off-state dc voltage of the thyristor is given
by the manufacturer, which can be used as the reference for selecting
the thyristor for dc applications. However, VDWM and VRWM of
the selected thyristor should lie in range of 1.35Vdc to 1.5Vdc. The
commercial high power thyristors are available up to 12 kV9 operating9 FT1500AU-240 from Mitsubishi is an example
of 12 kV general purpose thyristor [209]. forward and reverse voltage levels. Therefore, in HVdc systems the
thyristors will be connected in series to withstand under the high
voltage. The number of required thyristors for series connection can
be given as follows:
NTF,s =
⌈
m3Vdc
VDWM
⌉
; 1.35 < m3 < 1.5 (3.76)
TF is used to discharge the CRCB capacitor. Therefore, it must have
sufficient surge current capability due to the initial high discharging
current. ITSM of the selected thyristor must be above the discharge
current maximum value. The maximum value of current is given by
Equation (3.42). IL,max depends upon the fault location and resistance,
3.4. detailed design process 75
interrupted current value and the capacitor voltage at the interruption
instance. The largest IL,max happens when all the following conditions
becomes valid:
• Short circuit fault resistance to be equal to 0 Ω.
• Fault occurs with 0 km distance to the CRCB.
• The capacitor to be fully charged at the interruption instance.
• The interrupted current to be equal to the maximum current inter-
ruption capability of the CRCB.
Therefore, the maximum possible current peak of the thyristor can be
given as follows:
ITF,max = k′1
(
− k
′
1s
′
1
k′1s
′
1
) s′1
s′2−s′1 + k′2
(
− k
′
1s
′
1
k′2s′2
) s′2
s′2−s′1
s′1 =
−Rcb
2Lcb
+
√
R2cb
4L2cb
− 1
LcbCcb
s′2 =
−Rcb
2Lcb
−
√
R2cb
4L2cb
− 1
LcbCcb
k′1 =
1
s′1 − s′2
(
Vdc − Rcbimax
Lcb
− s′2 Ibr,max
)
k′2 =
1
s′2 − s′1
(
Vdc − Rcbimax
Lcb
− s′1 Ibr,max
)
(3.77)
Furthermore, TF must have enough I2t capability in order not to be
overloaded during the discharging period. Typically, the I2t value
for the high power thyristors is given for a half sinusoid current
waveform with either duration of tp = 8.3 ms or tp = 10 ms. The
total I2t value for all the discharging period can be derived using the
current equation from Equation (3.34) as follows:∫ ∞
0
i2TF (t) dt =
k21
2s1
+
2k1k2
s1 + s2
+
k22
2s2
(3.78)
where k1, k2, s1 and s2 can be calculated from Equations (3.37), (3.38),
(3.35) and (3.36), respectively. The discharging current always de-
creases upon the time. Therefore, the thyristor I2t value must be
evaluated for initial discharging time period equal to tp from the
manufacturer datasheet. The I2t value for the time period equal to tp
can be given as:∫ tp
0
i2TF (t) dt =
k21
2s1
(
e2s1tp − 1
)
+
2k1k2
s1 + s2
(
e(s1+s2)tp − 1
)
+
k22
2s2
(
e2s2tp − 1
) (3.79)
Using Equations (3.77) and (3.79) the current capability criteria for TF
can be given as follows:
ITSM > ITF,max
I2t >
∫ tp
0
i2TF (t) dt
(3.80)
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In addition to the voltage and current capability of the thyristor
its critical rate of rise for current and voltage must be considered.(
dvT
dt
)
cr
is given for the rate of rise of voltage when the thyristor is
turned off. The voltage across TF increases when the capacitor is
being charged. The rate of rise of voltage across the thyristor is equal
to that of the capacitor. Using the capacitor voltage equation from
(3.9) the maximum of thyristor voltage derivative can be given as by:(
dvT
dt
)
max
=
Vdc
RchCcb
(3.81)
Therefore, the critical rate of rise of off-state voltage of the selected
thyristor must be less than the maximum thyristor voltage derivative:(
dvT
dt
)
cr
>
Vdc
RchCcb
(3.82)
TF turns on at t = tbr. The rate of rise of current in TF is limited by
LF at t = tbr. The maximum rate of rise of on-state current in the
thyristor can be derived by considering point B in Figure (3.21) and
its voltage equation from (3.39). The current derivative for t = t+br can
be given as follows:(
diT
dt
)
max
=
Vdc − vB (tbr)
LF
=
Vdc −
(
k′1s
′
1 − k′2s′2
)
Lcb
LF
(3.83)
where, s′1, s
′
2, k
′
1 and k
′
2 can be calculated from Equation (3.77). There-
fore, the critical rate of rise of on-state current of the selected thyristor
must be less than the maximum thyristor current derivative:(
diT
dt
)
cr
>
Vdc −
(
k′1s
′
1 − k′2s′2
)
Lcb
LF
(3.84)
The circuit commutated turn-off time of the thyristor should also be
considered in the design process.
QF and its Snubber Circuit
As was previously mentioned the role of QF and its snubber circuit
is to provide TF with reverse voltage in order to completely turn it
off. In addition to reverse voltage, the reverse recovery current of the
thyristor must be supplied for sufficient period of time. A typical
thyristor reverse recovery current curve is depicted in Figure (3.32).
The thyristor turn off process has four phases including the first (ts1)
and the second (ts2) storage times and the first (t f 1) and the second
(t f 2) fall times [210]. The total thyristor turn-off time depends upon
the thyristor forward current, gate voltage and hole lifetime in the
n base. [210]. Typically, the maximum recovered charge (Qr) and
the peak reverse recovery current are given as a function of thyristor
current derivative and the junction temperature by the manufacturer.
I r1
I r1
t1 t2 t3 t4
I r1
Time
Figure 3.32: Typical curve for thyristor reverse
recovery current [210].
The snubber circuit should be designed in order to provide the peak
reverse recovery current of the thyristor and the recovered charge.
As was explained in subsection 3.3.2 the current in thyristor reaches
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zero at t = t1, which is given by Equation (3.56). Using the current
equation from (3.53), the current derivative when it reaches zero can
be given as:
diTF (t1)
dt
= −ωd
√
A2 + B2 − 2ABsin (φ) · e−αt1 (3.85)
where, A and B can be calculated from Equations (3.54) and (3.55).
A typical curve of peak reverse recovery current vs thyristor current
derivative is shown in Figure (3.33) [211]. After obtaining the current
derivative from Equation (3.85), the value of peak reverse recovery
current can be find from a similar curve to Figure (3.33) from the
manufacturer datasheet.
Figure 3.33: A typical curve for peak reverse
recovery current [211]
This will set the first criteria in design of the snubber circuit. The
sum of snubber and CRCB resistors must be low enough to provide
the peak reverse recovery current. therefore, we have:
RsnF <
vTF
(
t+1
)
IRM
− Rcb (3.86)
where, IRM is the peak reverse recovery current of the thyristor. After
having the value of RsnF, CsnF should be selected in order to make the
damping factor of the circuit quite smaller than one. Smaller ξ will
increase the generated negative voltage across the thyristor. Therefore,
we have:
ξ < 1⇒ CsnF < 4 (Lcb + LT)R2cb
(3.87)
In addition to the damping factor criteria the capacitor should be
Large enough to be able to provide the recovered charged during
the turn-off process of the thyristor. Considering that CsnF is small
enough against Ccb, we neglect the large Ccb capacitor since it is in
series connection with CsnF. Therefore, the maximum charge can be
supplied by the snubber circuit can be given as:
Qmax = CsnF · vTF
(
t+1
)
(3.88)
where, vTF
(
t+1
)
is the voltage across the thyristor and can be calcu-
lated by Equation (3.62). Hence the following criteria must also be
satisfied:
Figure 3.34: A typical curve of recovered charge
vs thyristor current derivative [211].
CsnF · vTF
(
t+1
)
> Qr (3.89)
where, Qr is the recovered charge during the thyristor turn-off process.
The recovered charge for a given current derivative can be found from
the manufacturer datasheet for a thyristor. Figure (3.33) depicts
a typical curve of recovered charge vs thyristor current derivative
[211]. As was illustrated in subsection 3.3.2, vTF despond on several
parameters including CsnF and ∆V. In order to evaluate the Equation
(3.89), the value of CsnF can be kept fixed and then a value for ∆V can
be selected. QF can be realized by series and parallel connection of
either high power IGBTs or IGCTs or GTOs. The current rating of QF
should be equal to that of TF. Therefore, the number of switches in
parallel connection must be calculated considering the surge current
78 surge-less dc circuit breaker
rating of TF. The number of switches in series can be found based
on the voltage of CsnF at t = t+1 . In case that QF is to be realized by
IGBTs, the number of IGBTs in series and parallel connections can be
given by:
NQF,s =
⌈
vCsnF
(
t+1
)
VCE,dc
⌉
NQF,p =
⌈
IL,max
Icn
⌉ (3.90)
The voltage rating of QsnF is similar to that of QF. Therefore, the
number of series switches can be found using the first equation in
(3.90). However, the number of semiconductor switches in parallel
connection considering the current capability of QsnF can be obtained
as follows:
NQsnF,p =
⌈
vCsnF
(
t+1
)
Rcb Icn
⌉
(3.91)
3.4.4 Charging Branch
Charging branch consists of one thyristor bank, a resistor and a gate
controlled semiconductor switch and its snubber circuit.
Resistor Rch1
Rch1 should limit the peak of charging current below maximum al-
lowed peak current. Typically, the capacitors have a large charging
current peak. Hence, the charging current is limited by the allowed
peak current from dc bus and power converter points of view. As-
suming the allowed peak current equal to Ich,max, Rch1 can be derived
as follows:
Rch1 <
m4Vdc
Ich,max
; 1.1 < m4 < 1.5 (3.92)
where m4 is a design factor to limit the charging current peak in range
of 0.66 to 0.9 of Ich,max. The first stage charging circuit time constant
can be given as follows:
τch = Rch1Ccb (3.93)
The capacitor can be charged up to almost 99.315 % of system dc
voltage after 5τch s.
Resistor Rch2 and Inductor Lch
In the second charging stage, the charging current flows through Rch2
and Lch. Both values affect the final value of capacitor voltage. Rch2
can be a very small resistance. Depending on the copper resistance of
Lch, Rch2 can be even eliminated from the circuit. The capacitor must
be charged up to a voltage level higher than the system nominal volt-
age in order to grantee the successful commutation of the thyristors
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in Tch1 and Tch2. After selecting the value of Rch2 and using Equation
(3.29), the value of Lch can be obtained as follows:
Lch =
1
4
(
R2chCcb
)  pi2
ln2
(
VTchT
∆V
) + 1
 (3.94)
Gate Controlled Switch Qch
similar to QF, Qch can be realized by series and parallel connection of
either high power IGBTs or IGCTs or GTOs. The current rating of Qch
should be equal to that of Tch1. Therefore, the number of switches in
parallel connection must be calculated considering the surge current
rating of Tch1. The number of switches in series can be found based
on the voltage of Lch at t = t+1 . The voltage of Lch at t = t
+
1 is equal to
∆V. In case that Qch is to be realized by IGBTs, the number of IGBTs
in series and parallel can be given by:
NQF,s =
⌈
∆V
VCE,dc
⌉
NQF,p =
⌈
Ich,max
Icn
⌉ (3.95)
Thyristor Tch1
Tch1 must be able to withstand under the system nominal voltage.
Therefore its total VDWM and VRWM must be higher than the system
voltage level. The number of thyristors in series can be calculated from
Equation (3.76). The peak of charging current must be considered in
selecting the thyristor. The total I2t value for all the charging period
can be derived using the current equation from Equations (3.9) and
(3.13) as follows:∫ ∞
0
i2Tch (t) dt =
∫ t1
0
i2ch1 (t) dt +
∫ t1+ piωd
t1
i2ch2 (t) dt (3.96)
where t1 represents the time when the second charging stage starts
and can be calculated as follows:
t1 = −Rch1Ccb · ln ith2Rch1Vdc (3.97)
Using Equations (3.96) and (3.97), the total I2t value can be given as
follows:∫ ∞
0
i2Tch (t) dt =
V2dcCcb
2Rch1
− i
2
thCcbRch1
2
+
∆V2
L2chω
2
d
(
2α
4α2 + 4ω2d
− 1
4α
)(
e
−2αpi
ωd − 1
) (3.98)
The charging current always decreases upon the time. Therefore,
the thyristor I2t value must be evaluated for initial discharging time
period equal to tp from the manufacturer datasheet. The I2t value for
the time period equal to tp can be given as:∫ tp
0
i2Tch (t) dt =
V2dcCcb
2Rch
(
e−
2tp
RchCcb − 1
)
(3.99)
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Using Equation (3.99) and the peak of charging current, the current
capability criteria for Tch can be given as follows:
ITSM > Ich,max
I2t >
∫ tp
0
i2Tch (t) dt
(3.100)
The voltage across Tch1 increases when the capacitor is being dis-
charged. The rate of rise of voltage across the thyristor is equal to the
rate of decrease of voltage in the capacitor. Using the capacitor voltage
equation from (3.9) the maximum of thyristor voltage derivative can
be given as by: (
dvT
dt
)
max
= − k1 + k2
2NTch1,sCcb
(3.101)
where, k1 and k2 can be calculated from Equations (3.37) and (3.38),
respectively and NTch1,s represents the number of thyristors in series
connection. Therefore, the critical rate of rise of off-state voltage of the
selected thyristor must be less than the maximum thyristor voltage
derivative: (
dvT
dt
)
cr
> − k1 + k2
2NTch1,sCcb
(3.102)
Due the presence of arm inductors in MMC based HVdc systems [40],
additional current derivate limiting inductor is not required in the
charging branch. The maximum rate of rise of on-state current in the
thyristor can be derived by considering the equivalent inductance of
system till point of common connection [46].
Thyristor Tch2
As mentioned, Tch2 is triggered in the second charging stage. The
voltage rating of Tch2 should be higher than the system nominal
voltage. Therefore its total VDWM and VRWM must be higher than
the system voltage level. The number of thyristors in series can be
calculated from Equation (3.76). The peak of charging current in the
second stage should also be considered in selecting the thyristors for
Tch2. The total I2t value for Tch2 can be obtained using the current
equation from Equation (3.13) as follows:
∫ ∞
0
i2Tch (t) dt =
∫ pi
ωd
0
∆V2
L2chω
2
d
e−2αtsin2 (ωdt) dt
=
∆V2
L2chω
2
d
(
2α
4α2 + 4ω2d
− 1
4α
)(
e
−2αpi
ωd − 1
) (3.103)
Similar to the previous case, the thyristor I2t value must be evaluated
for initial discharging time period equal to tp from the manufacturer
datasheet. The current peak in Tch2 can be derived as follows:
ITch2max =
∆V
Lchωd
e
−αpi
2ωd (3.104)
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Using Equations (3.99) and (3.104) the current capability criteria for
Tch2 can be given as follows:
ITSM > ITch2max
I2t >
∫ tp
0
i2Tch2 (t) dt
(3.105)
The voltage across Tch1 increases when the capacitor is being dis-
charged. The rate of rise of voltage across the thyristor is equal to the
rate of decrease of voltage in the capacitor. Using the capacitor voltage
equation from (3.9) the maximum of thyristor voltage derivative can
be given as by: (
dvT
dt
)
max
= − k1 + k2
2NTch2,sCcb
(3.106)
where, k1 and k2 can be calculated from Equations (3.37) and (3.38),
respectively and NTch2,s represents the number of thyristors in series
connection. Therefore, the critical rate of rise of off-state voltage of the
selected thyristor must be less than the maximum thyristor voltage
derivative: (
dvT
dt
)
cr
> − k1 + k2
2NTch2,sCcb
(3.107)
82 surge-less dc circuit breaker
3.5 Computational Analysis
Computational analysis includes three main subsections:
• Verification of the most relevant equations from subsection 3.3
• Computational analysis of a conceptual design example based on
the developed equation in subsection 3.3.
• Computational analysis of mentioned conceptual design example
based on the detailed model of system.
3.5.1 Verification
The CRCB voltage and the line current equations from subsection
3.3 are the main equations that the CRCB can be design based on
them. The verification of mentioned equations are done using ten
sets of preliminary values for the main parameters of CRCB. Table
3.5 illustrates the randomly selected values for the CRCb parameters.
Table 3.5: Preliminary values for equations veri-
fication study.
Set Number Lcb Fault Location R f Ccb Rcb i_{br, max}
1 50 mH 100 km 0 Ω 400 µF 30 Ω 10 kA
2 100 mH 100 km 0 Ω 1000 µF 40 Ω 5 kA
3 40 mH 0 km 10 Ω 500 µF 100 Ω 3 kA
4 20 mH 50 km 2 Ω 200 µF 20 Ω 5 kA
5 10 mH 80 km 10 Ω 100 µF 20 Ω 6 kA
6 60 mH 70 km 1 Ω 2000 µF 18 Ω 15 kA
7 70 mH 40 km 0 Ω 1000 µF 20 Ω 13 kA
8 30 mH 20 km 1 Ω 50 µF 40 Ω 6 kA
9 70 mH 20 km 5 Ω 600 µF 50 Ω 7 kA
10 90 mH 0 km 0 Ω 1500 µF 40 Ω 7 kA
The voltage and current waveforms obtained from the simulation
of developed model and its analysis are compared in Figures 3.35,
3.36, 3.37, 3.38, 3.39, 3.40, 3.41, 3.42, 3.43 and 3.44. As can be seen in
the figures, in all the cases the current and voltage waveforms plotted
using the equations from previous subsection accurately fit to the
voltage and current waveforms obtained by simulation.
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Figure 3.35: (a) Voltage and (b) current wave-
forms for set 1.
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Figure 3.36: (a) Voltage and (b) current wave-
forms for set 2.
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Figure 3.37: (a) Voltage and (b) current wave-
forms for set 3.
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Figure 3.38: (a) Voltage and (b) current wave-
forms for set 4.
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Figure 3.39: (a) Voltage and (b) current wave-
forms for set 5.
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Figure 3.40: (a) Voltage and (b) current wave-
forms for set 6.
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Figure 3.41: (a) Voltage and (b) current wave-
forms for set 7.
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Figure 3.42: (a) Voltage and (b) current wave-
forms for set 8.
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Figure 3.43: (a) Voltage and (b) current wave-
forms for set 9.
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Figure 3.44: (a) Voltage and (b) current wave-
forms for set 10
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3.5.2 Conceptual Design Example
A CRCB is designed based on the analysis and design remarks from
sections 3.3 and 3.4 and then the impacts of variation in different
parameters on behavior of the CRCB investigated through sensitivity
analysis of the relevant parameters.
Design Case
Table 3.6 illustrates the case study system parameters and the CRCB
design requirements.
Table 3.6: Conceptual design example parame-
ters and requirements.
Parameter Description Value
Vdc System nominal voltage 320 kV
In System nominal current 1 kA
TLL Transmission line length 100 km
LL Transmission line inductance per kilometer 2.9 mH/km
RL Transmission line resistance per kilometer 10 mΩ/km
LHFL Transmission line high frequency inductance per kilometer 0.11 mH/km
RHFL Transmission line high frequency resistance per kilometer 23 mΩ/km
Tid0,max Maximum zero distance fault identification time 1 ms
Ich,max Maximum allowed charging current 1.8 kA
TIVmax Maximum TIV across the MB unit of CRCB 1.15 pu
Ibr,max Maximum current breaking capability of the CRCB 10 kA
LL, RL, LHFL and L
HF
L are obtained using PSCAD line constant
program [187] for an XLPE insulated HVdc cable. The cross-section
and parameters of HVdc cable are illustrated in Figure 3.45 and Table
3.7, respectively [212].
Table 3.7: dc cable data.
Layer
Radius
(mm)
Resistivity
(Ωm)
Rel.
permeability
Rel.
permittivity
(1) Core 25.2 1.72×10−8 1 1
(2) Insulator 40.2 - 1 2.3
(3) Sheath 43.0 2.20×10−7 1 1
(4) Insulator 48.0 - 1 2.3
(5) Armor 53.0 1.80×10−7 10 1
(6) Insulator 57.0 - 1 2.1
(1) Core
(2) Insulator
(3) Sheath
(4) Insulater
(5) Armor
(6) Insulator
1 [m]
Aerial: Analytical approximation (Deri-Semlyen)
Underground: Direct numerical integration
Mutual: Analytical approximation (LUCCA)
Figure 3.45: XLPE cable cross-section [212].
The value of current limiting inductor is obtained using (3.73) and
set to 50 mH. FZ750R65KE3 as one of the commercial IGBTs with
highest available blocking voltage is selected. Based on the TIV and
maximum current requirements from Table 3.6, the number of IGBTs
in series and parallel branches are calculated as 97 and 14, respectively
from the (3.70) and (3.71). Based on (3.74) and assuming VC0 = 320
kV, RL should be smaller than 32 Ω. By selecting 30 Ω as the value
of RL, the marginal value of Ccb can be calculated from (3.75). The
minimum value of Ccb is obtained as 238.28 µF. Figure 3.46 depicts the
damping factor of equivalent circuit for different values of resistor and
capacitor around obtained values. The red dashed line represents the
criteria set by (3.72). Point A illustrates the coordination of Rcb = 30
Ω and the obtained marginal value for Ccb. In order to satisfy the TIV
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requirement of this design case the value of Ccb can be selected as 400
µF, which is shown by point B in Figure 3.46. As can be seen in the
figure the TIV is expected to lie in the range of 1.08-1.12 pu.
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damping factor.
Considering the value of maximum allowed charging current from
Table 3.6, Rch1 can be calculated as 200 Ω using Equation (3.92).
Note that the design factor m4 is set to 1.13. Rch2 can be set to 5
Ω and consequently the value of Lch can be calculated as 100 mH.
Furthermore, the I2t value for Tch1 for tp = 10 ms can be calculated as
22.7 kA2s. The total I2t value for the charging stage can be obtained
as 100.75 kA2s. The maximum current in Tch2 can be calculated as
948 A while its I2t value for tp = 10 is equal to 8.40 kA2s.
The maximum line current can be calculated as 10.23 kA. The I2t
value for TF for tp = 10 ms can be calculated as 685 kA2s. In addition,
total I2t value for discharging period in the worst case can be obtained
as 776 kA2s. The values of RsnF and CsnF are calculated as 20 Ω and
30 µF, respectively. Moreover, the inductance of LF can be set to 200
µH.
Detailed Operation Cycle
The detailed operation cycle of the designed CRCB is simulated using
electromagnetic transient type software namely PSCAD. Figures 3.47
and 3.48 depict the most important parameters of the designed CRCB
when interrupting a short circuit pole-to-ground fault with 100 km
distance. Different stages of the CRCB operation are labeled by letters
A, B, C, D, E and F in all figures. The descriptions of labels are
illustrated in Table 3.8.
Figure 3.47(a) shows gate signals for different semiconductor switches
in the CRCB structure. Tch1 is fired at t = 50 ms. The duration of
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gate pulse is set to 10 ms. Tch2 is fired after the charging current
falls below 100 A. The charging current is shown in Figure 3.48(a).
Simultaneously, Qch is turned off for duration 10 ms. Upon receiving
the trip command, TF is fired and the MB unit is opened. The pulse
width for the gate of TF is set to 3 ms in order to compensate the
thyristor gate delay and the MB unit turn-on delay times. When the
discharging current falls below 150 A, QF is opened for duration of 10
ms. Upon closing QF, QsnF is opened for duration of 10 ms in order
to discharge CsnF through RsnF.
Table 3.8: Description of different labels used in
the figures.
Label Description
A The first charging stage starts. (Tch1 is fired.)
B The second charging stage starts. (Tch2 is fired.)
C The charging stage is completed. (The CRCB is ready for interruption.)
D Fault occurs.
E The CRCB receives trip command. Discharging stage starts.
F Discharging stage is accomplished. The CRCB is ready for next operation.
Figure 3.47(b) depicts the transmission line and the MB unit cur-
rents. The pre-fault current is set to 1 kA using a constant load. As
can be seen in Figure 3.47(b), the charging stages has no impact on
the transmission line and the MB unit current. The transmission line
and the MB unit currents are equal until the CRCB trips (E). As soon
as the short circuit fault happens on the transmission line, the current
increases until reaches the maximum current interruption capacity of
the designed CRCB. It is obvious that the current interruption must
be done in smaller current levels. However, to consider the most sever
scenario, the current is interrupted when it reached 10 kA (, which is
the maximum current interruption level for this design case). As can
be seen in Figure 3.47(b), after the CRCB trips, the current in its MB
unit falls to zero quickly. The time range for the MB unit current to
reach zero can be around few tens of micro seconds10. Despite quick10 This time depends upon the characteristics of
parallel snubber circuits and also the turn-off
characteristics of the employed semiconductor
switches in th structure of the MB unit.
decrease in the MB unit current, the current in the transmission line
reduces smoothly. In this stage, the transmission line current is equal
to the capacitor discharging current. As can be seen in Figure 3.47(b),
the current in the transmission line falls to zero in almost 50 ms.
Figure 3.47(c) shows the voltage across the MB unit of the CRCB
and the CRCB capacitor voltage. The pre-fault voltage across the MB
unit is equal to the sum of the voltage drop across its semiconductor
switches. The initial voltage of the CRCB capacitor is zero and as
soon as Tch1 is fired, its voltage starts increasing. As can be seen in
the figure, the capacitor voltage at the end of the first charging stage
(B) reaches almost 300 kV. After firing Tch2, due to the presence of Lch,
the capacitor voltage reaches almost 332 kV. Upon the CRCB tripping,
the capacitor voltage reduces until it reaches almost zero. As can
be seen in Figure 3.47(c), the maximum TIV across the MB unit of
CRCB is equal to 340 kV. The CRCB voltage after current interruption
increases up to the system nominal voltage.
The voltage across the thyristors Tch1, Tch2 and TF is depicted
in Figure 3.47(d). As it was discussed in the previous sections the
mentioned thyristor banks are required to tolerate the system nominal
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voltage. As can be seen in the figure, the rate of rise voltage does not
have a large value.
The voltage across Rcb and Lcb is shown in Figure 3.47(e). The
voltage stress across Rcb and Lcb happens when the CRCB interrupts
the fault current. The current limiting inductor is required to be rated
for the nominal system voltage. However, in this design case the
voltage across the current limiting inductor reaches almost 260 kV,
which is lower than the system nominal voltage. The voltage across
Rcb increases up to 300 kV and then decreases gradually till reaches
zero.
Figure 3.48(a) shows the charging and discharging currents. The
charging current peak in the first charging stage reaches almost 1.6
kA, which can be acceptable for a system with nominal current of 1
kA. The second peak of charging current happens at t = 283 ms and
is equal to 950 A. The capacitor discharging current reaches almost
10 kA and then reduces smoothly until reaches zero.
The I2t value for Tch1 and TF are shown in Figure 3.48(b). The total
I2t value for the charging stage reaches 100.73 kA2s, which is almost
equal to the value obtained using the analytical equations. The total
I2t value for TF is equal to 772 kA2s, which is almost equal to the
value obtained using the analytical equations. Figure 3.48(b) depicts
the I2t value for Tch2. As can be seen in the figure, the total I2t value
for Tch2 reaches 8.43 kA2s, which is almost equal to the value obtained
using the analytical equations.
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Figure 3.47: Various CRCB parameters during a
full cycle of operation.
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Figure 3.48: Various CRCB parameters during a
full cycle of operation.
Figure 3.49 illustrates the behavior of relevant components during
the second charging stage. Figure 3.49(a) shows the gate signals for
Tch2 and Qch. The pulse width for firing Tch2 is equal to 1 ms. As can
be seen in Figure 3.49(a), Qch is turned off 1 ms after firing Tch2. It can
be seen in Figure 3.49(b), after firing Tch2, the charging current (ich)
increases due to the reduction in the resistance of circuit by activating
the branch that includes Rch2. As soon as Qch is opened, ich1 falls
to zero and ich will be equal to ich2 and the current will be divided
between the resistors Rch1 and Rch2. The charging current waveform
confirms the validity of Equation 3.18.
Figure 3.49(c) depicts the voltage across Lch and Qch. After firing
Tch2, the current in Lch cannot change instantaneously. Therefore,
at the initial instance the voltage across Lch is equal to the voltage
difference between the dc bus and the CRCB capacitor (almost 19.5
kV). Thereafter, the current in the inductor increase gradually. The
voltage across the semiconductor switch Qch increases up to the
voltage difference between the dc bus and the CRCB capacitor at the
instance of truing off. In continue, the voltage across the inductor
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Figure 3.49: Voltage and currents during the
second stage of charging.
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changes its polarity. However, as soon as its current falls to zero, its
voltage also falls to zero. This is due to the presence of thyristors Tch1
and Tch2, which do not allow the current reversal.
The voltage across the second charging resistor (Rch2) is depicted in
Figure 3.49(d). The voltage across Rch2 reaches almost 4.75 kV, which
confirm that this resistor has a quite low voltage rating.
Figure 3.49(e) shows the sum of voltages across the thyristor Tch1
and Tch2. As can be seen in the figure, upon firing Tch2 the voltage
across both thyristors falls to zero due to the conduction of both of
them. At the end of charing period, due to the extra charged voltage
in the CRCB capacitor, the voltage across the thyristors is equal to -12
kV. Generating negative voltage across the thyristor banks is crucial
in guaranteeing their successful commutation.
The behavior of most relevant components during the final stage
of the CRCB discharge is illustrated in Figure 3.50. Figure 3.50(a)
shows the gate signals for semiconductor switches QF and QsnF. QF
is opened when the discharging current (idch) falls below 150 A for
duration of 10 ms while QsnF is closed during the mentioned period.
Figure 3.50(b) depicts the discharging current and the current in the
snubber circuit. As can be seen in the figure, the discharging current
is commutated into the snubber circuit after opening QF. The current
in the snubber circuit charges CsnF.
The snubber capacitor (CsnF) voltage is shown in Figure 3.50(c). It
can be seen that the capacitor is charged up to almost 7 kV. Figures
3.50(b) and (c) illustrate that after the capacitor is charged the current
reaches zero. Figure 3.50(d) shows the voltage across the thyristor
TF. The voltage across the thyristor becomes equal to -3.5 kV when
the current in the snubber circuit (isnF) reaches zero. The negtive
voltage across the thyristor bank grantees the successful turn-off of
the switch.
At the end of this cycle, QsnF is opened and QF is closed. In this
stage, if the snubber capacitor has some charge, it can be discharged
via RsnF. It can be seen in Figure 3.50(b) that the current in RsnF
reaches almost 350 A. The voltage across this resistor is depicted
in Figure 3.50(c). In the worst case, the voltage across this resistor
reaches almost -7 kV.
The voltage across QF and QsnF is shown in Figure 3.50(e). QF and
QsnF are required to be rated for the maximum charged voltage of
CsnF.
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Figure 3.50: Voltage and currents during the
final stage of the CRCB discharging.
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Impact of The CRCB Resistor and Capacitor
Impacts of variation in deferent CRCB and system parameters are
investigated using analytical equations from subsection 3.3.2. The
behavior of CRCB when interrupting the fault current equal to its max-
imum interruption capability and also interrupting the fault current
equal to 60% of its maximum interruption capability is considered.
The impact of change in the internal resistor and capacitor of the
CRCB is depicted in Figure 3.51(a) and (b). Figure 3.51(a) shows the
TIV versus values of Ccb and Rcb. The fault distance from CRCB is
set to 100 km and the CRCB interrupts its maximum rated current
(10 kA). In addition, the value of current limiting inductor is set to 50
mH. The capacitor value changes from 200 to 1200 µF and the resistor
takes the value in the range of 25 to 32 Ω. Minimum excessive voltage
across the CRCB can be achieved when it is equipped with the largest
resistor and capacitor. The change in the resistance below its marginal
value (can be calculated from Equation (3.74)) does not change the
TIV value, remarkably. However, small values of Rcb can increase the
maximum line current up to 15%. The value of Ccb has the largest
impact on the TIV of CRCB, whereas it has a negligible impact on
the maximum line current when Rcb is selected close to its marginal
value.
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Figure 3.51: (a) TIV and (b) maximum line cur-
rent variation by changing Ccb and Rcb.
The CRCB voltage and the line current for different values of Rcb
with fixed 400 µF capacitor are depicted in Figure 3.52(a) and (b),
respectively.
It can be seen in Figure 3.52(b) that the CRCB interrupts the fault
current when it reaches 10 kA, which is equal to the maximum
interruption capability of the CRCB. Increasing the resistor value up
to its marginal value decreases the excessive voltage on the device
while increases the line current discharge time. The minimum TIV
can be achieved by selecting the resistor value equal to its marginal
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Figure 3.52: (a) Voltage and (b) current wave-
forms for designed CRCB.
value. Figure 3.52(a) shows that the TIV across the CRCB reaches
almost 338 kV (1.056 pu) when the value of resistor is set to 32 Ω.
However, it is recommended to choose the resistor value smaller than
the marginal value. The TIV can reach almost 359 kV (1.12 pu) if the
value of resistor is reduced down to 20 Ω. Note that when the value
of resistor is selected larger than its marginal value, the operation
regime of the equivalent circuit will be changed and hence the TIV
across the CRCB can increase dramatically. Figure 3.52(b) shows that
decreasing the value of resistor can increase the line current peak
during the discharge stage of operation. The current peak in the
transmission line and consequently in the discharging thyristor (TF)
can reach 11.5 kA if the value of resistor is set to 20 Ω. Selecting
resistance values larger than 26 Ω can keep the current peak smaller
than the maximum interrupted current.
Figure 3.53(a) and (b) illustrate the CRCB voltage and the transmis-
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Figure 3.53: (a) Voltage and (b) current wave-
forms for designed CRCB.
sion line current when it interrupts the fault current when it reaches
6 kA (, which is equal to 60% of its maximum current interruption
capability.). It can be seen in Figure 3.53(a), when the value of resistor
is selected equal to its marginal value the TIV across the CRCB is
equal to almost 334 kV (1.043 pu). Despite the CRCB operation in the
maximum current interruption capability condition, the TIV across
the CRCB reduces by increasing the value of resistor to larger than its
marginal value. For instance, the TIV can be limited to 327 kV (1.021
pu) when the resistance value is set to 40 Ω. Figure 3.53(b) shows that
the current peak in the transmission line can reach 11.5 kA when the
value of resistor is set to 20 Ω, similar to the previous case.
Figure 3.52(a) and (b) depict the voltage across the CRCB and
the transmission line current when the value of Rcb is set to 30 Ω
and the capacitor value varies from 200 to 1200 µF. The marginal
value of the CRCB capacitor was calculated as 238.28 µF. It can be
seen in the Figure 3.52(a) when the capacitance is selected below its
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Figure 3.54: (a) Voltage and (b) current wave-
forms for designed CRCB.
marginal value the TIV across the CRCB increases remarkably. For
instance, when the CRCB capacitor is set to 200 µF, the TIV can reach
almost 370 kV (1.15 pu). Increasing the value of Ccb decreases the
TIV whereas increases the line current discharge time. If the CRCB
capacitor has a relatively large capacitance the CRCB can operate even
without excessive voltage. It can be seen in Figure 3.52(a) when the
capacitor value is set to 600 µF the TIV across the CRCB is almost zero.
Figure 3.52(b) shows that the capacitor size does not have a significant
impact on the current peak in the transmission line. However, larger
capacitors can increase the CRCB discharge time.
The CRCB voltage and the transmission line current when the
CRCB interrupts the fault current when it reaches 6 kA are depicted
in Figure 3.53(a) and (b). Comparing to the full capacity interruption
case, the TIV across the CRCB is reduced. As can be seen in Figure
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Figure 3.55: (a) Voltage and (b) current wave-
forms for designed CRCB.
3.53(a), the voltage waveform is smoother than the voltage waveform
when the CRCB interrupts the maximum interruptible current. As
can be seen in Figure 3.53(b) the current peak does not exceed 9 kA
when the CRCB operates in 60% of its interruption capacity.
Impact of Fault Resistance
The impact of fault impedance in two current interruption scenarios
is investigated. Figure 3.56(a) and (b) depict the voltage across the
CRCB and the transmission line current when the CRCB interrupts a
fault current in its full interruption capacity. As the worst case a short
circuit fault at the end of the transmission line is investigated when the
values of Ccb and Rcb are set to 400 µF and 30 Ω, respectively and the
fault resistance varies from 0 to 10 Ω. As can be seen in Figure 3.56(a),
the fault resistance has a significant impact on the voltage waveform.
The largest TIV across the CRCB happens when it interrupt a short
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Figure 3.56: (a) Voltage and (b) current wave-
forms for designed CRCB.
circuit fault with R f = 0 Ω. When the fault impedance increases the
TIV across the CRCB reduces, notably. For instance, when the fault
impedance is equal to 0 Ω, the TIV reaches 340 kV whereas when it is
equal to 3 Ω no excessive voltage can be observed. In fact, the higher
impedance faults increase the damping factor of the equivalent circuit.
Therefore, interrupting high impedance faults does not cause notable
overvoltage on the CRCB. Figure 3.56(b) show the transmission line
current for different fault resistances. As can be seen the impact of
fault resistance on the transmission line current is negligible.
Figure 3.57(a) and (b) show the voltage across the CRCB and the
current in transmission line when the CRCB interrupts a fault current
in 60% of its full interruption capacity. Figure 3.57(a) show similar
trend as compared to Figure 3.56(a) although with different waveform
shapes. The impact of fault resistance on the transmission line current
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Figure 3.57: (a) Voltage and (b) current wave-
forms for designed CRCB.
is more clear as compared to the previous case. Lower fault resistances
cause larger peak in the transmission line current. The impact of fault
impedance on the CRCB discharge time is not remarkable.
Impact of Fault Location
Figure 3.58(a) and (b) show the impact of fault distance from the
CRCB on its voltage and the transmission line current. As it is
expected the amount of stored energy in the line inductance during
the faults far from the CRCB is higher as compared to the closer faults.
However, it can be seen in Figure 3.58(a) when a fault occurs close to
the CRCB, its interruption causes slightly larger TIV across the CRCB
as compared to the faults with longer distances to the CRCB. As was
previously mentioned, the transmission line resistance depends on
the frequency. Although the line resistance is typically small and
negligible it can increase during the fault current interruption due to
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Figure 3.58: (a) Voltage and (b) current wave-
forms for designed CRCB.
the high frequency components of fault current and the skin effect
[187].
Moreover, the line inductance decreases remarkably as compared
to its pre-fault value. The inductance and resistance of employed
cable in this study for f = 0.001 Hz is equal to 2.9 mH/km and 10
mΩ/km, respectively whereas for f = 1000 Hz the values change to
to 0.11 mH/km and 23 mΩ/km. Therefore, when the CRCB inter-
rupts a fault with 100 km distance the high frequency line resistance
increases the damping factor of the equivalent circuit and reduces
the overvoltage across the CRCB. When the fault occurs very close to
the CRCB, the system inductance is equal to value of current limiting
inductor while the line resistance between the CRCB and the fault
location is equal to zero. Hence, larger TIV can be observed when
the fault occurs very close to the CRCB. The TIV across the CRCB for
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Figure 3.59: (a) Voltage and (b) current wave-
forms for designed CRCB.
0 km and 100 km faults reaches 354 kV and 340 kV, respectively. In
other words, for a transmission line with 100 km length the TIV can
change up to 4.3% of the system nominal voltage depending on the
fault distance. In addition, Figure 3.58(b) illustrates that decreasing
the fault distance reduces the resistance between the CRCB and the
fault location and slightly increases the maximum line current.
Figure 3.59 (a) and (b) depict the CRCB voltage and the current in
the transmission line when the CRCB interrupts a fault current in 60%
of its maximum interruption capacity. Due to the lower magnitude
of the interrupted current the TIV across the CRCB is reduced as
compared to the previous case. However, the TIV can change up to
4.68% of the system nominal voltage depending on the fault distance.
It can be seen in Figure 3.59(b) that the transmission line current peak
varies between 8.23 kA and 8.85 kA.
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Figure 3.60: (a) Voltage and (b) current wave-
forms for designed CRCB.
Impact of Capacitor Initial Voltage
Figure 3.60(a) and (b) depict the impact of CRCB capacitor charged
voltage on the CRCB voltage and the line current waveforms when
the CRCB interrupts a fault current in its full interruption capacity. In
order to clarify the impact of undercharged and overcharged capacitor
on the CRCB behavior the capacitor charged voltage is varied between
160 kV and 360 kV. As was mentioned previously, the CRCB capacitor
is designed to be charged more than the dc bus voltage. When the
capacitor is charged up to the system voltage, the CRCB satisfies
the design requirements. As can be seen in Figure 3.60(a) when the
capacitor voltage varies between 280 kV and 360 kV the maximum
TIV across the CRCB is almost constant. In other words, when the
capacitor is undercharged down to 280 kV, the CRCB still satisfies
the TIV requirement in this design case. However, decreasing the
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Figure 3.61: (a) Voltage and (b) current wave-
forms for designed CRCB.
voltage of capacitor below 260 kV increases the overvoltage across the
CRCB. It can be seen in Figure 3.60(b) that larger capacitor voltage
can increase the transmission line current peak slightly. However,
the capacitor voltage does not have remarkable impact on the CRCB
discharge time.
The impact of CRCB capacitor charged voltage on the CRCB voltage
and the line current waveforms when the CRCB interrupts a fault
current in 60% of its full interruption capacity is depicted in Figure
3.61(a) and (b). Figure 3.61(a) shows that maximum TIV reduces
when the capacitor voltage is reduced from 360 kV to 180 kV. The
reduction in the maximum TIV value is due to the impact of capacitor
voltage on generated current peak in the current limiting inductor
and the transmission line. As can be seen in Figure 3.61(b), despite
the full current interruption case the transmission line current peak
increases significantly when the capacitor charged voltage increases.
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Figure 3.62: (a) Voltage and (b) current wave-
forms for designed CRCB.
Similar to the full current interruption case, the CRCB discharge time
does not notably depend on the capacitor charged voltage.
Impact of Magnitude of Interrupted Current
The impact of fault current value at the interruption instance (t =
tbr) on the CRCB performance is depicted in Figure 3.62(a) and (b).
Since the CRCB is designed to interrupt the maximum fault current
(in this case Imax = 10 kA), the interruption of lower currents can
be done with lower TIV. It can be seen in Figure 3.62(a) that the
interruption of a fault current with 2 kA magnitude causes 336 kV
(1.05 pu) TIV across the CRCB whereas it can reach 340 kV (1.06
pu) when interrupting 10 kA. Note that, interruption of currents
with larger value than the CRCB maximum current interruption
capability increases the excessive voltage across the CRCB. Although
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the maximum CRCB interruption capability is designed for 10 kA,
the CRCB can interrupt a fault current with 110% of its maximum
interruption capability with only 0.058% larger TIV. Figure 3.62(b)
shows the current in transmission line for different magnitude of
interrupted fault current. As can be seen the interrupted fault current
magnitude does not have remarkable impact on the CRCB discharge
time.
3.5.3 Detailed Simulation Study
Simulation Model
A four-terminal HVdc grid model which was initially proposed in
[213] is employed to perform the simulation studies considering the
impact of power converter on the behavior of designed CRCB. More
details on four-terminal HVdc grid model are included in Appendix
A. This simulation study focuses on operation of the CRCB at two
dc buses. Figure 3.63 depicts the four-terminal HVdc grid model
including CRCBs at both ends of transmission lines.
MMC 3 MMC 4
L14
L
L24
L34
MMC 1 MMC 2L12
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Figure 3.63: Test multi-terminal HVdc grid.
The test system model has a symmetric monopole configuration.
The dc side ground point is available from the midpoint of converters’
dc link capacitors. The CRCB can be integrated into the mentioned
system based on the proposed configuration in Figure 3.11(b). Hence,
each transmission line should be equipped by two CRCBs at each
end. The directions of semiconductor switches in the negative pole
CRCB should be different than the those of semiconductor switches
in the positive pole CRCB. The CRCB attached to the positive pole
transmission line ij is represented by CBijp and CBijn represents the
CRCB attached to the negative pole transmission line ij. Figure
3.64(a) depicts dc bus 1 and its connections with MMC 1 and adjacent
transmission lines. Figure 3.64(b) depicts dc bus 4 and its connections
with MMC 4 and adjacent transmission lines.
The CRCB simulation models for positive and negative poles are
shown in Figure 3.65 (a) and (b) respectively.
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Figure 3.65: Simulation model for the positive
and negative poles CRCBs.
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Simulation Results For The Rectifier Side (Bus 1)
The detailed operation cycle of the CRCB in the symmetric monopole
HVdc system is simulated using electromagnetic transient type soft-
ware namely PSCAD. Figures 3.66 and 3.67 depict the most important
parameters of the designed CRCB when interrupting a pole-to-pole
short circuit fault at the midpoint of transmission line L14 at t = 700
ms. Therefore, the fault location has equal distances from CB14p,
CB14n, CB41p and CB41n. Different stages of the CRCB operation
are labeled by letters A, B, C, D, E and F in all figures, similar to
subsection 3.5.2. The descriptions of labels are illustrated in Table 3.8.
Figure 3.66(a) shows the semiconductor switches gate signals in
the CRCB structure. Tch1,14p and Tch1,14n are fired at t = 200 ms. The
duration of gate pulse is set to 10 ms. Tch2,14p and Tch2,14n are fired
after the charging current falls below 100 A. The charging current is
shown in Figure 3.67(a). Simultaneously, Qch14p and Qch14n are turned
off for duration 10 ms. Upon receiving the trip command, TF14pand
TF14n are fired and MB14p and MB14n are opened. The pulse width
for the gate of TF14p and TF14n is set to 3 ms in order to compensate
the thyristor gate delay and the MB unit turn-on delay times. When
the absolute value of discharging current falls below 150 A, QF14p
and QF14n are opened for duration of 10 ms. Upon closing QF14p
and QF14n, QsnF14p and QsnF14n are opened for duration of 10 ms,
respectively in order to discharge CsnF14p and CsnF14n through RsnF14p
and RsnF14n, respectively.
The transmission line and the MB unit currents for both negative
and positive poles are depicted in Figure 3.66(b). The pre-fault current
in transmission line L14 is equal to 577 A. As can be seen in Figure
3.66(b), the first charging stage reduces the transmission line and the
MB unit current. This is due to higher charging current, which is
drawn from MMC 1. The line current is recovered in almost 150 ms as
the positive and negative poles CRCBs are charged up to the second
charging stage threshold. The second charging stage starts at t = 426
ms (B) and it is accomplished at t = 450 ms (C). The transmission
line and the MB unit currents are equal until the CRCBs trip (E). As
soon as the short circuit fault happens on the transmission line, the
current increases until the four-terminal test grid protection system
sends the trip command to CB14p, CB14n, CB41p and CB41n. As can be
seen in Figure 3.66(b), the fault current in line L14 is interrupted when
it reaches 3.76 kA. As was explained in the previous sections, despite
quick decrease in the MB unit current, the current in the transmission
line reduces smoothly. In this stage, the transmission line current is
equal to the capacitor discharging current. As can be seen in Figure
3.66(b), the current in the transmission line falls to zero in almost 58
ms in both negative and positive poles transmission lines.
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(b) Current in the positive and negative poles transmission lines and current in the MB units of the CRCBs at bus 1
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(c) The CRCB and its capacitor voltage for positive and negative poles for the CRCBs at bus 1
Figure 3.66: Gate signals and current and volt-
age waveforms of positive and negative poles
CRCBs during an operation cycle in a symmetric
monopole HVdc grid.
Figure 3.66(c) shows the voltage across the MB unit of the CRCB
and the CRCB capacitor voltage for positive and negative poles. The
pre-fault voltage across MB unit is equal to the sum of the voltage
drop across its semiconductor switches. The initial voltage of the
CRCB capacitor is zero and as soon as Tch1p in both positive and
negative CRCBs are fired, their voltage starts increasing. As can be
seen in the figure, the positive and negative poles capacitors voltage
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(b) I2t for charging and discharging thyristors of the CRCBs at bus 1
Figure 3.67: Charging and discharging currents
and I2t value of thyristors in positive and nega-
tive poles CRCBs during an operation cycle in a
symmetric monopole HVdc grid.
at the end of the first charging stage (B) reach +300 kV and -300 kV,
respectively. After firing Tch2,14p and Tch2,14n, due to the presence of
Lch14p and Lch14n, the capacitor voltage reaches almost +325.49 kV
and -325.94 kV, respectively. Upon the CRCB tripping, the absolute
value of positive and negative poles capacitor voltages reduce until
reach almost zero. As can be seen in Figure 3.66(c), the maximum
TIVs across the MB units of positive and negative poles CRCBs are
equal to +350 kV and -350 kV, respectively. The positive and negative
poles CRCBs voltage after current interruption fall to +320 kV and
-320kV, respectively.
Figure 3.67(a) shows the charging and discharging currents. The
charging current peak in the first charging stage reaches almost 1.55
kA. The second peak of charging current happens at t = 426 ms and is
equal to 706 A. The capacitor discharging current reaches almost 7.21
kA and then reduces smoothly until reaches 150 A. At this instance,
QF14p and QF14n together with their snubber circuits are activated to
commutate the discharging thyristor.
The I2t value for Tch1,14p, Tch1,14n, TF14p and TF14n are shown in
Figure 3.48(b). The total I2t value for the charging stage in both
positive and negative poles CRCBs reaches 104.79 kA2s, which is
almost equal to the value obtained using the analytical equations. The
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total I2t value for TF14p and TF14n is equal to 583.18 kA2s.
Figure 3.68 illustrates the behavior of relevant components of CB14p
and CB14n during the second charging stage. Figure 3.68(a) shows the
gate signals for Tch2 and Qch in positive and negative poles CRCBs.
The pulse width for firing Tch2 is equal to 1 ms.
Figure 3.68(b) depicts the voltage across Rch2,14p and Rch2,14n. The
voltage across Rch2 reaches almost 3.6 kV, which confirms the low
voltage rating of this resistor. The voltage across Lch2,14p and Lch2,14n
is shown in Figure 3.68(c). After firing Tch2 (in positive and negative
CRCBs), the current in Lch2,14p and also Lch2,14n cannot change instan-
taneously. Therefore, at the initial instance the voltage across Rch2,14p
and Rch2,14n is equal to the voltage difference between the dc bus and
the CRCB capacitors (positive and negative poles), which is almost
equal to 19 kV. Thereafter, the current in the inductors increases and
their voltage decreases gradually. The voltage across the semicon-
ductor switches Qch14p and Qch14n is depicted in Figure 3.68(d). The
voltage across the semiconductor switches Qch14p and Qch14n increases
up to the voltage difference between the dc bus and the CRCB capaci-
tor at the instance of truing off (In this case the voltage difference is
almost equal to 16 kV). In continue, the voltage across the inductor
changes its polarity. However, as soon as its current falls to zero, its
voltage also falls to zero. This is due to the presence of thyristors Tch1
and Tch2 in positive and negative poles CRCBs, which do not allow
the current reversal.
Figure 3.68(e) shows the sum of voltages across the thyristors
Tch1,14p and Tch2,14p and also Tch1,14n and Tch2,14n. As can be seen in
the figure, upon firing Tch2 in positive and negative poles CRCBs, the
voltage across both thyristors in each CRCB falls to zero due to the
conduction of both of them. At the end of charing period, due to
the extra charged voltage in the CRCB capacitor, the voltage across
the thyristors in the positive pole CRCB is equal to -4 kV and in the
negative pole CRCB is equal to -2 kV.
The behavior of most relevant components during the final stage
of the CRCB discharge is illustrated in Figure 3.69. Figure 3.69(a)
shows the gate signals for semiconductor switches QF and QsnF for
both negative and positive poles. QF is opened when the discharging
current (idch) falls below 150 A for duration of 10 ms while QsnF
is closed during the mentioned period. Figure 3.69(b) depicts the
current in the thyristor commutator circuit. The discharging current
is redirected into the thyristor commutator circuit after opening QF14p
and QF14np. The current in the thyristor commutator circuit charges
CsnF14p in the positive pole CRCB and CsnF14n in the negative pole
CRCB.
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(b) Voltage across Rch2 in positive and negtive poles CRCBs
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(c) Voltage across Lch in positive and negtive poles CRCBs
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(d) Voltage across Qch in positive and negtive poles CRCBs
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Figure 3.68: Current and voltage waveforms of
relevant components’ during the second charg-
ing stage in positive and negative poles CRCBs.
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(b) Current in the discharging thyrisyor current commutator circuit
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(c) Voltage across CsnF and RsnF in positive and negtive poles CRCBs
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(d) Voltages across TF in positive and negtive poles CRCBs
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(e) Voltage across QF and QsnF in positive and negtive poles CRCBs
Figure 3.69: Current and voltage waveforms of
relevant components’ during discharging thyris-
tor current commutation stage in positive and
negative poles CRCBs.
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(c) Arm currents in MMC 4
Figure 3.70: Arm currents and dc side currents
in MMCs.
The capacitors (CsnF14p and CsnF14n) voltage is shown in Figure
3.69(c). It can be seen that the capacitors are charged up to almost
7 kV. Furthermore, Figure 3.69(c) shows the voltage across RsnF14p
and RsnF14n. The voltage across the mentioned resistors reaches 7 kV
upon opening QsnF14p and QsnF14n. Figure 3.69(d) shows the voltage
across the thyristors TF14p and TF14n. The voltage across the thyristors
become equal to almost 3 kV when the current in the commutator
circuits (i14psnF and i
14n
snF) reach zero. The negative voltage across the
thyristor bank grantees the successful turn-off of the switch.
At the end of this cycle, QsnF14p and QsnF14pn are opened whereas
QF14p and QF14n are closed. In this stage, if the capacitors of commu-
tator circuits have some charge, they can be discharged via RsnF14p
and RsnF14n. The voltage across QF14p, QF14n, QsnF14p and QsnF14n
is shown in Figure 3.69(e). QF14p, QF14n, QsnF14p and QsnF14n are
required to be rated for the maximum charged voltage of CsnF14p and
CsnF14n.
The dc side currents of MMC 1, 2, 3 and 4 are shown in Figure
3.70(a). MMC 1 dc side current rises up to almost 2 kA when the first
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charging stage starts. Since MMC 4 operates in the inverter mode, its
dc side current falls to zero when the first charging stage starts. The
current disturbance in the second stage of charging is quite small as
compared to the first charging stage. The arm currents in MMC 1 are
depicted in Figure 3.70(b). As can be seen in the figure, the current
in Arm 2 reaches almost 1.65 kA when the first charging stage starts.
This value is smaller than the blocking threshold of MMC 1. The arm
current of MMC 1 increases almost 100 A when the second charging
stage starts. Figure 3.70(c) shows the arm currents in MMC 4. It can
be seen in the figure that the current in Arm 2 reaches almost 0.7 kA
when the first charging stage starts. This value is smaller than the
blocking threshold of MMC 4. The arm current of MMC 4 increases
almost 250 A when the second charging stage starts. The difference
in behavior of MMC 1 and MMC 2 is due to their different operation
modes.
Simulation Results For The Inverter Side (Bus 4)
As mentioned in the previous subsection, the pole-to-pole short circuit
fault happens at t = 700 ms at the midpoint of transmission line L14.
Therefore, In addition to CB14p and CB14n, CB41p and CB41n must trip.
Figures 3.71 and 3.72 depict the most important parameters of CB41p
and CB41n when interrupting the fault current. Different stages of
the CRCB operation are labeled by letters A, B, C, D, E and F in all
figures, similar to the previous subsection. The descriptions of labels
are illustrated in Table 3.8.
Figure 3.71(a) shows the semiconductor switches gate signals in
the CRCB structure. Tch1,41p and Tch1,41n are fired at t = 200 ms. The
duration of gate pulse is set to 10 ms. Tch2,41p and Tch2,41n are fired
after the absolute value of charging current falls below 100 A. The
charging current is shown in Figure 3.72(a). Simultaneously, Qch41p
and Qch41n are turned off for duration 10 ms. Upon receiving the
trip command, TF41p and TF41n are fired and MB41p and MB41n are
opened. The pulse width for the gate of TF41p and TF41n is set to 3
ms in order to compensate the thyristor gate delay and the MB unit
turn-on delay times. When the absolute value of discharging current
falls below 150 A, QF41p and QF41n are opened for duration of 10
ms. Upon closing QF41p and QF41n, QsnF41p and QsnF41n are opened
for duration of 10 ms, respectively in order to discharge CsnF41p and
CsnF41n through RsnF41p and RsnF41n, respectively.
The transmission line and the MB unit currents for both negative
and positive poles are depicted in Figure 3.71(b). As can be seen
in Figure 3.71(b), despite the CRCBs at the rectifier side, the first
charging stage increases the transmission line and the MB unit current.
In the inverter side the a portion of charging current is drawn from
transmission line L14. Similar to the rectifier side, the line current is
recovered in almost 150 ms as the positive and negative poles CRCBs
are charged up to the second charging stage threshold. The second
charging stage starts at t = 426 ms (B) and it is accomplished at
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t = 450 ms (C). The timings of charging stages are equal to the those
of CRCBs at the rectifier side. The transmission line and the MB unit
currents are equal until the CRCBs trip (E). CB41p and CB41n receives
trip command at t = 701.8 ms. As can be seen in Figure 3.71(b), the
fault current in line L14 is interrupted when it reaches 2.4 kA. During
the current interruption process, the transmission line current is equal
to the capacitor discharging current. As can be seen in Figure 3.71(b),
the current in the transmission line falls to zero in almost 50 ms in
both negative and positive poles transmission lines.
Figure 3.71(c) shows the voltage across the MB unit of the CRCB
and the CRCB capacitor voltage for positive and negative poles. As
can be sen in the figure, the positive and negative poles capacitors
voltage at the end of the first charging stage (B) reach +300 kV and
-300 kV, respectively. After firing Tch2,41p and Tch2,41n, due to the
presence of Lch41p and Lch41n, the capacitor voltage reaches almost
+325.29 kV and -325.54 kV, respectively. Upon the CRCB tripping,
the absolute value of positive and negative poles capacitor voltages
reduce until reach almost zero. As can be seen in Figure 3.66(c), the
maximum TIVs across the MB units of positive and negative poles
CRCBs are almost equal to +350 kV and -350 kV, respectively. The
positive and negative poles CRCBs voltage after current interruption
fall to +320 kV and -320kV, respectively.
Figure 3.72(a) shows the charging and discharging currents. The
charging current peak in the first charging stage reaches almost 1.54
kA. The second peak of charging current happens at t = 426 ms and
is equal to 704 A. The capacitor discharging current reaches almost 6.2
kA and then reduces smoothly until reaches 150 A. At this instance,
QF41p and QF41n together with their snubber circuits are activated to
commutate the discharging thyristor.
The I2t value for Tch1,41p, Tch1,41n, TF41p and TF41n are shown in
Figure 3.72(b). The total I2t value for the charging stage in both
positive and negative poles CRCBs reaches 104.58 kA2s, which is
almost equal to the value obtained using the analytical equations. The
total I2t value for TF14p and TF14n is equal to 582.41 kA2s.
Impact of Converter Behavior on TIV of CRCB
Figure 3.73(a) depicts the voltage of dc buses 1 and 4 in operation
cycle of the CRCBs. As can be seen in the figure, when the first
charging stage starts, the positive and negative dc bus voltage of
MMC 1 falls o 299 kV and -299 kV, respectively. In case of MMC 4,
the dc bus voltage drop is smaller as compared to MMC 1 (almost 1
kV).
The impact of second charging stage is almost negligible on the
voltage of dc buses 1 and 4. The impact of short circuit fault occur-
rence on the voltage of dc buses is depicted in Figure 3.73(b)-(e). As
can be seen in Figure 3.73(b), after short circuit fault occurs, the dc
bus 1 positive pole voltage decreases until the CRCB interrupts the
fault current. Thereafter, a few overshoots can be observed in the
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(b) Current in the positive and negative poles transmission lines and current in the MB units of the CRCBs at bus 4
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(c) The CRCB and its capacitor voltage for positive and negative poles for the CRCBs at bus 4
Figure 3.71: Gate signals, current and voltage
waveforms of positive and negative poles CR-
CBs.
voltage since the MMC 1 tries to regulate the dc bus voltage. The
maximum overshoot depends on the MMC control system behavior
and dc bus capacitor size. It can be seen in Figure 3.73(b) that the
positive dc bus voltage of MMC 1 after fault current interruption
reaches 350 kV whereas Figure 3.73(c) shows that the positive dc bus
voltage of MMC 4 reaches 332.5 kV. Figure 3.73(c) shows the negative
pole voltage at dc bus 1. It can be seen in the figure that the absolute
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(b) I2t for charging and discharging thyristors of the CRCBs at bus 1
Figure 3.72: Charging and discharging currents
and I2t value of thyristors in positive and nega-
tive poles CRCBs during an operation cycle in a
symmetric monopole HVdc grid. value of voltage drops to 296 kV. The negative pole voltage at dc bus
4 is depicted in Figure 3.73(e). The absolute value of negative pole
voltage at dc bus 4 drops to 291 kV.
As can be seen in Figure 3.73, the maximum TIV across the CRCB
is slightly larger than the value of TIV obtained from analysis. This is
mainly due to the voltage fluctuation at the the dc buses after current
interruption. The voltage fluctuation at the rectifier side is larger as
compared to the inverter side and hence the value of maximum TIV
at the inverter (332.5) side is smaller than that at the rectifier side (350
kV). The largest maximum TIV value on all studied CRCBs is equal
to 1.093 pu. Therefore, it still satisfies the design requirements from
previous section, which was set to 1.15 pu.
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(b) Voltage across CB14p and the positive voltage at dc bus 1
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(c) Voltage across CB14p and the negative voltage at dc bus 1
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(d) Voltage across CB41p and the positive voltage at dc bus 4
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(e) Voltage across CB41n and the negative voltage at dc bus 4
Figure 3.73: The voltage across CRCBs and cor-
responding dc buses.
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3.6 Lab-scale Prototype
A low voltage prototype has been built up to examine the practical
functionality of the proposed CRCB. The employed components for
implementation of the CRCB are illustrated in Table 3.9.
Component Part number Type Description
TF, Tch BT152-400R Thyristor Thyristor
MB, Qch, QF HGTG20N60B3 N-Channel IGBT 600 V, 40 A
Rch 6.3 Ω Resistor 5 W
Rcb 4.7 Ω Resistor 5 W
Ccb 1000 µF Capacitor 200 V
Rload 27 Ω Resistor 150 W
R 600 mΩ Resistor Equivalent series resistance of the line inductor
L 6.2 mH Inductor -
Cdc 6600 µF Capacitor 300 V
IGBT Driver HCPL316J IC 2.5 Amp gate drive optocoupler
Voltage sensor ACPL-C87 IC Precision optically isolated voltage sensor
Current sensor ACS712 IC Hall effect-based linear current sensor IC
Controller dspic30F4011 IC 16-bit,120 MHz digital signal controller
Table 3.9: Employed components for prototyp-
ing.
Fig. 3.74(a) shows the experimental setup configuration. As can be
seen in Figure 3.74(a) the CRCB is connected to a dc link, which is fed
by an autotransformer through a diode rectifier. The transmission line
and the current limiting inductor is represented by an inductor and
its equivalent series resistance. A short circuit fault is placed using an
ac mechanical circuit breaker. Figure 3.74(b) shows the internal block
diagram of implemented CRCB. The line current is measured using
a hall effect-based linear current sensor. In order to carry out the
experiment, the short circuit is detected by an overcurrent detector
program, which is developed on a 16-bit digital signal controller. The
threshold of overcurrent detector is set to 17.5 A. Note that the no-load
dc link voltage is 135 V whereas it drops to 108 V when the resistive
load is connected. The pre-fault current of system is almost 4 A. The
gate signal of MB unit IGBT is changed to 15 V after the thyristor gate
pulse is generated. The thyristor gate pulse width is set to 1 ms. The
implemented CRCB is depicted in Figure 3.75.
The experimental results have been observed and recorded using a
DSOX2024A Agilent oscilloscope. The dc source and CRCB voltage
waveforms are shown in Figure 3.76. As can be seen in Figure 3.78,
the voltage increases sharply up to 108 V and thereafter rises up
to the dc link no-load voltage value (135 V), smoothly. As can be
seen in the area, which is marked by red arrow and "A" letter the dc
source voltage increases to its no-load value after the fault current is
interrupted. Therefore, the slight difference between the dc source
voltage and the CRCB voltage right after fault interruption can be
considered as the TRV across the CRCB, which is around 5 V (4.6%
of Vdc). Figure 3.77 shows the line (iline) and dc source (is) current
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Surge-less Fast DC Solid-state Circuit Breaker
Ataollah Mokhberdoran, Nuno Silva, Helder Leite and Adriano Carvalho
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One of the complexities in design of fast DC circuit breakers is limiting the overvoltage resulting from the fast
switching action and the release of stored energy of the inductive elements of the HVDC system.
Breaking DC currents are more complex because the stray inductance of DC transmission line opposes the current
interruption. In case of a hard switching action a high excessive voltage appears across the breaking device which can
push the breaking device to out of its safe operation area. Typically, the excessive voltage across the circuit breaker and
the cable energy are limited and absorbed by nonlinear surge arrestors.
As it can be seen from Fig.1 the surge arrestors or metal oxide varistors (MOVs) can be connected in parallel with
the interrupter device or in series with freewheeling diodes.
The metal oxide varistors are not fast devices and their reference voltage should be designed well above the nominal
voltage of the system due to the normal operation power losses issues. Therefore, the voltage stress on the main
semiconductor branch of the dc circuit breaker can reach to more than 1.5p.u.
A current releasing surge-less type DC circuit breaker has been proposed and investigated. A 800kw prototype is
planned to be implemented. As the proof of concept a 50kw down-scaled prototype is implemented.
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METHODOLOGY
Figure 1: Traditional methods
• Current releasing surge-less fast DC solid-state circuit breaker
• Uses pre-charged capacitor to limit the voltage across 
the circuit breaker during the current breaking action
• Unidirectional current breaking capability
• Preliminary prototype
• Current interruption capability 50A, 50kw
• Different possible realizations considered
• Final stage prototype
• Under development
• Current breaking capability 200A, 800kw 
Figure 3. Down-scaled experiment diagram
CONCLUSION
• The simulation results confirms the current releasing surge-less fast DC solid-state
circuit breaker analytical design process
• The experimental results from the preliminary prototype proofs the proposed and
employed concept for overvoltage limiting and current breaking for DC transmission line
• The surge voltage across the DC circuit breaker can be limited effectively by employing
the current releasing concept
• The safe operation area of IGBTs is extended since surge voltage does not exceed 1.2 p.u
• The need for large size metal oxide surge-arrestors can be eliminated
• The capacitor size to be designed based on the characteristics of the transmission line
Figure 6: Breaker and system voltage and current
Figure 8: Source and line current waveforms Figure 9: Source and line current (Magnified)
Figure 7: Breaker and the capacitor voltage
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waveforms in blue and red colors, respectively. As can be seen in the
figure, after fault inception the line current rises rapidly and when
it reaches 17.5 A, the CRCB trips. The line current is diminished in
less than 28 ms. Figure 3.78 shows the capacitor voltage waveform
together with the CRCB voltage. As can be seen in the figure, the
capacitor voltage before discharging is equal to 98 V and decreases
after interruption instance. Figure 3.79 shows the magnified current
waveforms. It can be seen in Figure 3.79, the source current reaches
zero in less than 10 µs, which can be considered as the interruption
time of the implemented CRCB for the aforementioned conditions.
Figure 3.76: CRCB (green) and dc link (orange)
voltages
Figure 3.77: Line (blue) and dc source (red)
currents
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Figure 3.78: CRCB (green) and capacitor voltage
(orange) waveforms
Figure 3.79: Magnified line (blue) and dc source
(red) currents
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3.7 Conclusion
Interrupting dc current is more challenging as compared to the ac
one. In addition to the lack of natural zero crossing in dc current,
the high TIV across the dcCB and handling the stored energy in
the dc transmission line can be listed as the main issues. The large
TIV during the current interruption increases the number of semi-
conductor switches in series connection. A different approach for
dc fault current interruption and saving the power converter from
destructive fault currents namely current releasing dc circuit breaker
is investigated through the analysis, simulation and experiments in
this chapter. The CRCB is a solid-state type dc circuit breaker.
The results from this study show that by selecting suitable values
for the internal parameters of CRCB the dc fault currents can be inter-
rupted without generating surge voltage. In addition, by selecting the
CRCB capacitor larger than the marginal value and also the CRCB
resistor smaller than its marginal value the TIV across the CRCB can
be effectively limited.
Sensitivity analysis implies that the interruption of high impedance
pole-to-ground or pole-to-pole faults can be done even without exces-
sive voltage. Despite expectation, the largest TIV appears across the
CRCB when the fault occurs very close to the dc bus. When the fault
occurs at the remote end of the transmission line, the cable resistance
increases during the fault interruption process. This mainly due to
the high frequency components of the dc fault current which causes
skin effect in the cable. The increased resistance of cable reduces
the overvoltage across the CRCB when the fault happens in far dis-
tance from the CRCB. The CRCB can be integrated into the different
HVdc system configurations including the monopole and the bipolar
configurations.
In this case study the TIV is limited below 1.15 pu. Comparing
with the typical SSCBs, the TIV in CRCB is reduced 35%. The CRCB
has at least 60% less power losses as compared to the typical SSCBs
due to the less number of semiconductor switches. The functionality
of CRCB is examined and validated through implementing a lab-
scale prototype. The short circuit test of the prototype confirms the
surge-less operation of the CRCB.
Additional circuits with low voltage ratings are included in the
CRCB configuration. These circuits guarantee the successful turn-off
of the charging and discharging thyristor banks, which is essential in
the real applications.
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4.1. Typical Protection Strategy
4.2. Unidirectional Protection Strategy
4.3. Application of Unidirectional Hybrid dc Cir-
cuit Breakers in Protection of MT-HVdc Grid
4.4. Application of CRCB in Protection of MT-
HVdc Grid
4.5. Conclusion
As was mentioned in chapter 2, the conventional VSCs and the
half-bridge MMCs are highly vulnerable against dc side short circuit
fault due to the behavior of IGBTs’ antiparallel diodes. HVdc circuit
breaker as a promising solution may solve the protection problem in
the MT-HVdc grid [21,23]. Although HCBs and SSCBs can interrupt
the current fast enough, their realization cost for MT-HVdc grid can be
notably expensive due to the large number of required semiconductor
switches [162].
Some parts of this chapter is also based on the following open access publication:
Mokhberdoran, A.; Silva, ; N. Leite, H.; Carvalho, A., “Unidirectional Protection Strategy for Multi-terminal HVdc
Grids,” Transactions on Environment and Electrical Engineering Journal, Volume 1, Issue 4, November 2016, Pages 58-65,
dio: http://dx.doi.org/10.1016/j.epsr.2016.09.008.
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SSCBs and HCBs are typically considered to be bidirectional and
hence interrupt the current in their forward and backward directions
[23]. Unidirectional HVdc circuit breakers (UCBs) conduct the cur-
rent in their forward and backward directions whereas interrupts
the current only in one direction. The main concern regarding the
application of UCB in the MT-HVdc grid is its inability in interrupting
the fault current flowing in its backward direction as it may occur in
a dc bus short circuit fault scenario.
Unidirectional hybrid and solid-state circuit breakers require half
the number of required semiconductor switches in the main breaker
unit of the typical bidirectional hybrid and solid-state circuit breakers.
Therefore, their application in protection of the future MT-HVdc grid
would be technically and economically attractive.
This chapter focuses on the protection of MT-HVdc grid based
on the UCBs. Firstly, a typical protection strategy of MT-HVdc grid
based on bidirectional HVdc circuit breakers (BCBs) is explored in
section 4.1 and thereafter a unidirectional protection strategy based
on UCBs is suggested for MT-HVdc grid in section 4.2. The suggested
strategy attempts to overcome the main drawback of UCB application
in MT-HVdc grid. Protection logics for dc bus and transmission line
faults are investigated.
In order to study the performance of suggested strategy, two dif-
ferent types of UCBs including unidirectional hybrid HVdc circuit
breaker (UHCB) and the proposed current releasing HVdc circuit
breaker (CRCB) are considered. The application of UHCB in protec-
tion of the four-terminal HVdc grid model is investigated in section
4.3. Furthermore, the application of the proposed CRCB in protection
of MT-HVdc grid has been studied through different fault scenarios
in the four-terminal HVdc grid model in section 4.4. Moreover, the
superiorities and limitations of unidirectional protection of the MT-
HVdc grid are assessed and the impacts of suggested strategy on
the MT-HVdc grid elements are also studied. Finally, this chapter is
concluded in section 4.5.
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4.1 Typical Protection Strategy
Three different protection strategies for the MT-HVdc grids are iden-
tified [21]:
• Handshaking approach with ac breakers
• Fault-tolerant converters with disconnector switches
• Fast fault identification relays with fast dcCBs
In this chapter, the third protection strategy together with the fast
dcCBs are considered. The dcCBs can be placed at ends of each
transmission line and also at the dc side of converters. Figure 4.1
shows the typical BCBs arrangement and the protection zones in a
three-terminal HVdc grid. CBxy represents the dcCB attached to line
Lxy close to bus Bx. Also, CBxx represents the dcCB attached to VSCx
at bus Bx.
ac ac
ac
Converter Protection 
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Bus Protection Zone
Line Protection Zone
VSC x
ByCByz
CByx
CByyCBxx
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CBzx
VSC y
VSC z
CBzz
CBzy
Bz
Figure 4.1: BCBs arrangement in a multi-
terminal HVdc grid.
4.1.1 dc Bus Fault
Typically, a dc bus1 is protected by bus differential protection scheme. 1 Occurrence of a dc bus short circuit fault is not
common even in ac power system. Similar to
the other published works so far, in this work
also a simple busbar configuration is considered.
However, more complex busbar configurations
can improve the dc bus reliability and reduce
the risk of dc bus outage and power discon-
tinuity during a short circuit fault. Note that
complex busbars may require more dcCBs or
disconnectors.
In a dc bus, sum of all incoming and outgoing currents must be zero.
If a short circuit fault occurs at the dc bus, the sum of incoming and
outgoing currents becomes non-zero. Therefore, dc bus trip signal
can be generated if the sum of currents exceeds a near zero value.
The differential protection scheme is quite fast and selective due to
its low computing burden. The fault clearance in the dc bus zone can
be done by opening all adjacent dcCBs. If the dc bus is connected to
a converter, the converter dcCB should also be opened. Assume n
transmission lines are connected to bus Bx. The protection logic can
be given as (4.1).
Fault at Bx ⇒ Trip(CBx1, ..., CBxx, ..., CBxn) (4.1)
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4.1.2 Transmission Line Fault
A transmission line can be protected by either non-unit communication-
less or communication-based2 protection schemes. Moreover, com-2 One of the concerns regarding the application
of communication-based protection schemes
for the MT-HVdc grid is low communication
speed. Note that the communication can be
done through fiber-optic cables with an accept-
able speed. However, there might be additional
delays related with the signal conditioning and
computing circuitries. In contrary with HVac
cables, the submarine HVdc cables are not typ-
ically equipped with the embedded fiber-optic
cable. Hence, extra deep-sea fiber-optic cables
might be required for communication purposes.
Anyway, both embedded and external fiber optic
cables may suffer from reliability issues as dur-
ing a physical fault occurrence, they also might
be damaged. Nevertheless, the reliability can
be improved by employing different alternative
communication methods together.
bination of both methods can also be considered in protection of a
transmission line against short circuit faults. Communication-based
protection schemes process the data from local and remote relays to
detect a fault and to confirm the trip command. On the other hand,
fast non-unit protection schemes rely on local measurement of current,
voltage, current derivative, voltage derivative or their combination
[21]. In any transmission line protection method, if a fault is detected
on the line, both dcCBs (local and remote dcCBs) of faulty line should
trip. The typical protection logic can be given as follows:
Fault on Lxy ⇒ Trip(CBxy, CByx) (4.2)
4.2 Unidirectional Protection Strategy
Figure 4.2 depicts the arrangement of UCBs in a three-terminal HVdc
grid. The arrow in the UCB symbol shows its current interruption
direction. A protection strategy covering the dc bus and the trans-
mission line zones based on the UCBs is suggested for the MT-HVdc
grids in this section.
Figure 4.2: UCBs arrangement and directions
and fault current directions during dc bus fault.
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4.2.1 dc Bus Fault
Figure 4.2 shows the fault currents during a short circuit fault at dc
bus Bz. Three fault currents flow though three adjacent UCBs. Since
the fault current iFzz flows in the forward direction of CBzz, it can
be interrupted by CBzz. Fault currents iFxz and iFyz flow through the
adjacent lines to the fault location and are in the backward directions
of CBzx and CBzy and cannot be interrupted by them.
As shown in Figure 4.2, iFxz flows in the forward direction of CBxz
and can be interrupted by this UCB, which is placed at the remote
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end of line. Any other fault current flowing from the adjacent lines
can be interrupted by the remote UCB. The protection logic for the dc
bus fault can be given by:
Fault at Bx ⇒ Trip(CB1x, ..., CBxx, ..., CBnx) (4.3)
The trip command for remote dcCB can be generated locally or com-
municated between two buses. In the communication-based method,
fault detection is done locally in the faulted bus and the trip com-
mand is communicated to the remote dcCBs. On the other hand, the
communication-less method relies on the fault detection at the remote
buses. In communication-less method, a fault at Bx can be detected
by the remote dcCBs at the other buses of system either based on the
non-unit protection or overcurrent protection schemes.
4.2.2 Transmission Line Fault
Figure 4.3 shows a short circuit fault in line Lxy. Two fault currents
flow from both ends of the transmission line into the fault location.
In any line fault condition, the fault currents flow in the forward
directions of corresponding UCBs. Therefore, the fault can be cleared
by opening the corresponding UCBs. Unidirectional protection logic
for transmission line fault is similar to (4.2).
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Figure 4.3: UCBs arrangement and directions
and fault current directions during dc transmis-
sion line fault.
134 unidirectional protection of mt-hvdc grid
4.3 Application of Unidirectional Hybrid dc Circuit Breakers
in Protection of MT-HVdc Grid
4.3.1 Typical and Unidirectional Hybrid dc Circuit Breaker
The configuration of a proactive HCB is depicted in Figure 2.50 in
chapter 2 [134,138]. The operation principles and different units of the
proactive HCB is explained in chapter 2. The mentioned HCB will be
referred as typical HCB in this thesis. In order to allow bidirectional
current flow and also bidirectional fault current interruption the
semiconductor switches should be connected in anti-series. The
number of semiconductor switches in series connection in the MB
unit can be obtained as follows:
Ns,HCB = 2
⌈
OVPSA
VCE,dc
⌉
(4.4)
where, VCE,dc represents the collector-emitter dc stability voltage
in case of IGBTs.
The topology of a unidirectional hybrid dc circuit breaker for the
positive pole of an HVdc system is depicted in Figure 4.4.
Figure 4.4: Unidirectional hybrid dc circuit
breaker schematic.
LCS
UFD
MB
SA
dc Bus 
side
Line Side
Lcb
In the UHCB topology, two anti-series semiconductor switches are
replaced by one switch. Therefore, the UHCB is only able to interrupt
the fault current in the transmission line side. The normal power
flow can be maintained in both forward and backward directions due
to the presence of antiparallel diodes. The UHCB requires half the
number of semiconductor switches in its MB unit as compared to
the typical HCB. The number of semiconductor switches in series
connection in the MB unit of UHCB can be given as follows:
Ns,UHCB =
⌈
OVPSA
VCE,dc
⌉
(4.5)
The operation principles of UHCB for the transmission line fault
are similar to the typical HCB. Note that during a dc bus fault the
current flowing through the LCS unit can be commutated into the
MB unit by opening the LCS unit. After current commutation is done
the UFD can also be opened. In this case the current in the MB unit
cannot be interrupted by due to the conduction of antiparallel diodes.
However, the MB unit can tolerate high fault current, since it is rated
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for it. The UHCB attached to the faulty dc bus conducts the fault
current in its backward direction until the fault current is interrupted
by the remote UHCB.
4.3.2 Models
Test System
The four-terminal meshed HVdc grid model, which is explained in ap-
pendix A is employed in this chapter [213]. The system configuration
is shown in Figure 4.5. HVdc transmission lines are modeled based
on the XLPE insulated cable using frequency dependent modeling
approach. The cable cross-sections and properties of material are
illustrated in Figure A.2 and Table A.2, respectively [212].
MMC3 MMC4
L14
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L24
L34
I13
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CB14
CB13
CB42CB31
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MMC1 MMC2L12CB11
CB33 CB44
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M
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200 km
200 km
150 km
100 km
1
B1 B2
B3 B4
13
AC 
Grid
AC 
Grid
Figure 4.5: Test multi-terminal HVdc grid.
Circuit Breaker Model
The aggregated models of HCB and UHCB are employed in this
chapter. Figure 4.6(a) and (b) depict the aggregated models of HCB
and UHCB, respectively. As shown in Figure 4.6(b) the UHCB model
is derived from HCB model by adding one parallel diode (D). The
Lcb, Rv and Tcb represent the limiting inductor, surge arrester and the
circuit breaker operation time delay, respectively. The value of limiting
inductor (Lcb) of the line dcCBs is set to 100 mH. The Lcb for the
converter station dcCBs is set to 10 mH. The OVP of surge arresters
is set to 480 kV. The HCB operation delay (Tcb) is set to 2.5 ms, which
includes time delays in the LCS, UFD and MB unit operations [134].
The trip command is received by the dcCB and breaker component
interrupts the current independent of its magnitude after a time delay
equal to Tcb.
Protection System
The system performance is studied based on the typical and the
suggested unidirectional protection strategies. A state of the art non-
unit scheme, which has recently been proposed in [214] is employed
for transmission line protection. The utilized method uses the local
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Figure 4.6: Aggregated models (a) typical HCB,
(b) UHCB.
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current measurements for line fault detection. More details regarding
this protection scheme can be found in appendix B. The mentioned
non-unit scheme is also used in the unidirectional protection strategy.
Two different schemes for the dc bus fault detection are considered in
the unidirectional protection strategy including:
• Local fault detection (communication-based)
• Remote overcurrent fault detection (communication-less)
In the first method a bus fault is detected by the bus differential
relay and the trip command is communicated to the remote UHCBs.
Communication time is modeled by a time delay block. In the second
method a communication-less system is considered. The bus fault is
detected at the remote healthy buses when the line current exceeds
specific threshold.
4.3.3 Simulation Results
The results from study of four fault scenarios are presented and
compared in this subsection.
Transmission Line Fault
Transmission line fault is studied through three independent per-
manent pole-to-pole low impedance (R f ault = 100 mΩ) short circuit
faults at the middle of lines L12, L13, L14. The line fault incepts at
time 0 s. As discussed in section 4.2, the line fault clearing process
for UHCBs and HCBs are the same. Therefore, to clear the line fault
from the system dcCBs at both ends of the faulty line should trip. The
numerical values of fault identification time are illustrated in Table
4.1. Due to the longer length of L13 and L14, the midpoint fault is
detected later than the similar fault in L12. Since the fault is placed on
the midpoint of the transmission lines, it is detected in almost similar
time ranges from both ends of the transmission line.
Figures 4.7, 4.8 and 4.9 show the current in corresponding dcCBs
for the short circuit fault in different transmission lines. tid and tbr
represent the fault identification time and the dcCB current interrup-
tion time instance for related dcCB, respectively. Note that the fault
identification and the trip command generation are assumed to be
simultaneous.
4.3. application of unidirectional hybrid dc circuit breakers in protection of mt-hvdc grid
137
dcCB
Trip time (tid) [ms]
Fault at B1 Fault on L12 Fault on L13 Fault on L14
BCB UCB BCB UCB BCB UCB BCB UCB
CB11 0.1 0.1 - - - - - -
CB12 0.1 0.1 0.79 0.79 - - - -
CB21 5 1.5 0.66 0.66 - - - -
CB13 0.1 0.1 - - 1.05 1.05 - -
CB31 10 2 - - 0.95 0.95 - -
CB14 0.1 0.1 - - - 1.05 1.05
CB41 10 2 - - - - 0.95 0.95
Table 4.1: Trip times for different Types of dc
circuit breakers for dc bus and transmission line
faults.
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Figure 4.7: Current in CB21 and CB12 during
fault on transmission line L12 for HCB based
and UHCB based protection schemes.
The currents in CB12 and CB21 when a fault occurs on transmission
line L12 are depicted in Figures 4.7(a) and (b), respectively. As can be
seen in the figures the current in both types of dcCBs are equal. Due
to near zero pre-fault current of transmission line L12, the currents
in CB12 and CB21 are almost equal. Figures 4.8(a) and (b) show the
currents in CB13 and CB31 during a short circuit fault on transmission
line L14, respectively. Similar to the previous case, the currents in
both types of dcCBs are equal. Due to the positive pre-fault current
in CB13, its current reaches larger magnitude as compared to CB31.
However, the identification time does not depend on the direction of
current in the dcCB.
Figures 4.9(a) and (b) depict the currents in CB14 and CB41 during
a short circuit fault on transmission line L14, respectively. As expected,
the currents in both types of dcCBs are identical. The fault current in
CB14 reaches larger value as compared to CB41 due to the same direc-
tions of pre-fault and fault currents in CB14. The fault identification
times for both ends of the transmission line are almost equal.
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Figure 4.8: Current in CB31 and CB13 during
fault on transmission line L13 for HCB based
and UHCB based protection schemes.
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Figure 4.9: Current in CB41 and CB14 during
fault on transmission line L14 for HCB based
and UHCB based protection schemes.
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Absorbed energy by the surge arrester of each dcCB is depicted in
Figure 4.10. The difference in dissipated energy in the surge arresters
is due to unequal interrupted fault currents in corresponding dcCBs
and also different fault distances from dcCB. The dcCBs with positive
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(c) Absorbed energy in the surge arrester of CB14 and CB41
Figure 4.10: Absorbed energy in the surge ar-
resters of corresponding dcCBs for HCB based
and UHCB based systems.
pre-fault current (pre-fault and fault currents are in the same direction)
reach higher current than the dcCB with negative pre-fault current
and therefore, larger amount of energy is dissipated in their surge
arresters.
dc Bus Fault
During a bus fault in the MT-HVdc grid, due to the low inductance
between the converter and fault location, high fault current flows
in the dc side of the converter. The fault current may exceed the
self-protection threshold of the MMC and cause the MMC blocking
if it is not detected timely. Protection of converter against dc bus
faults can rely on either ac side circuit breaker or the converter station
dcCB. In this study, the MMC is protected by a dcCB at its dc side.
A permanent pole-to-pole low impedance (R f ault = 100 mΩ) short
circuit fault incepts at bus B1 at t = 0 s. In the typical protection
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strategy upon fault detection by the dc bus protection scheme, CB11,
CB12, CB13, CB14 should trip and disconnect the adjacent lines from B1.
Therefore, terminal 1 of the MT-HVdc grid will be disconnected from
rest of the system and consequently, the amount of harvested energy
from generation nodes of system will be reduced. Hence, MMC 3 and
4 will absorb less power as compared to pre-fault conditions. The
remote dcCBs of the adjacent lines trip after a longer time delay to
disconnect the cables from healthy dc buses.
In the unidirectional protection strategy, upon fault detection at bus
B1 all adjacent UHCBs including CB11, CB12, CB13, CB14 are opened.
The fault currents flow in the backward directions of CB12, CB13, CB14
and these UHCBs are unable to interrupt the fault current. Therefore,
based on 4.3, CB21, CB31 and CB41 should trip. The dc bus fault clear-
ing is studied through two protection schemes as explained in section
4.2. In the communication-based method, communication delay is
modeled by a time delay block. The time delay block represents sum
of propagation and transmitter/receiver delays. The propagation
delay is set to 5 µs/km and the transmitter/receiver delay is set to
1 ms [215]. The trip times of remote dcCBs are illustrated in Table
4.1. The second method is an overcurrent protection scheme. The
overcurrent thresholds are set to 3 kA for all lines.
Figures 4.11, 4.12 and 4.13 show the currents in all dcCBs attached
to the adjacent lines for three discussed protective schemes. In Figures
4.11, 4.12 and 4.13 HCB, UHCB1 and UHCB2 represent the bidirec-
tional, communication-based and overcurrent-based unidirectional
protective schemes, respectively. In addition, tid and tbr represent
fault identification and current interruption times for each protec-
tive scheme. Absorbed energy in the surge arrester of each dcCB is
depicted in Figure 4.14(a)-(c).
As can been in Figures 4.11, 4.12 and 4.13, the current in CB21,
CB31 and CB41 reach higher values in overcurrent-based scheme
as compared to the communication-based scheme. It can be seen
in Figures 4.11(a), 4.12(a) and 4.13(a), the HCBs interrupt the bus
fault current before reaching higher values. On the other hand, the
remote UHCBs in the communication-based unidirectional protective
scheme (UHCB1) also interrupt the bus fault current before reaching
higher values. Due to the higher interrupted current and larger
cable inductance in unidirectional protection strategy, UHCBs’ surge
arresters absorb more energy than the HCBs.
Figures 4.15(a), 4.16(a) and 4.17(a) show the MMC arm currents
for healthy buses (MMC 2, 3 and 4) in presence of HCBs. In addition,
the arm currents of MMC 2, 3 and 4 in presence of UHCBs for
overcurrent-based scheme are depicted in Figures 4.15(b), 4.16(b) and
4.17(b). Also, the arm currents of mentioned MMCs in presence of
UHCBs for communication-based scheme are illustrated in Figures
4.15(c), 4.16(c) and 4.17(c). The arm currents of MMC 1 are not
included since this converter is isolated from the MT-HVdc grid due
to converter station dcCB (CB11) action during the dc bus fault.
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Figure 4.11: Current in CB21 and CB12 during
fault at dc bus B1 for HCB based and two UHCB
based protection schemes.
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Figure 4.12: Current in CB31 and CB13 during
fault at dc bus B1 for HCB based and two UHCB
based protection schemes.
The self-blocking feature of the MMCs is de-activated in this study.
As it is expected the arm currents in all the MMCs reach higher values
in overcurrent based protection scheme. The arm currents in MMC 2
and 3 do not exceed 2.5 kA in communication-based and in presence
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Figure 4.13: Current in CB31 and CB13 during
fault at dc bus B1 for HCB based and two UHCB
based protection schemes.
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of HCBs, which can be acceptable for setting the blocking threshold
of the MMCs.
4.3.4 Impact on the HCB Current Interruption Capability
The maximum current in possible fault scenarios sets the requirements
for dcCB current interruption rating.
Communication-based Method
Due to the lower inductance of short transmission lines, rate of rise
of fault current in short lines is higher as compared to the long lines.
Hence, the remote dcCBs in short lines might be required to interrupt
higher current as compared to long lines. For instance, as can be
seen in Figure 4.11(b), the current in CB21 reaches almost 5.6 kA with
unidirectional strategy while it does not exceed 3.9 kA in CB12 in
the bidirectional strategy (see Figure 4.11(a)). Note that the length
of line L12 is 100 km. On the other hand, for line L13 (200 km), the
current in CB31 reaches almost 3.8 kA with unidirectional strategy
and it reaches almost 4 kA in CB13 in the bidirectional strategy (see
Figure 4.12(a) and (b)). The bus fault is cleared in longer time in
communication-based unidirectional strategy as compared to the
bidirectional strategy.
Figure 4.18(a) provides a comparison between the maximum in-
terrupted current of different dcCBs during the dc bus and corre-
sponding transmission line faults. As shown in the figure, the dc-
CBs are required to interrupt higher fault current during the line
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Figure 4.14: Absorbed energy in the surge ar-
resters of corresponding dcCBs for a short circuit
fault at dc bus 1 for HCB based and two UHCB
based systems.
fault as compared to the dc bus fault in communication-based uni-
directional protection strategy. Results of this study imply that the
communication-based unidirectional scheme does not necessarily re-
quire dcCBs with higher current rating. Despite longer fault detection
and trip times in the communication-based unidirectional scheme,
the cable inductance and the dcCB current limiting inductor limit the
rate of rise of fault current in the remote dcCB.
Overcurrent-based Method
As can be seen in Figures 4.11, 4.12 and 4.13, the current in CB21,
CB31 and CB41 reach higher value in overcurrent-based unidirectional
scheme as compared to the current in CB12, CB13 and CB14 in the
bidirectional and the communication-based unidirectional schemes.
The overcurrent protection threshold may be set to lower values in
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Figure 4.15: Arm currents of MMC 2 for three
studied protection schemes.
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(a) Arm currents of MMC 2 for typical protection scheme based on HCB
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(b) Arm currents of MMC 2 for overcurrent based unidirectional protection scheme
based on UHCB
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(c) Arm currents of MMC 2 for communication-based unidirectional protection scheme
based on UHCB
order to shorten the fault identification time if it is coordinated with
the non-unit protection scheme. As shown in Figure 4.18(a), the
maximum interrupted current in CB31 and CB41 is slightly higher
for the dc bus fault with overcurrent-based method as compared to
the maximum interrupted current for corresponding transmission
line faults. Hence, the UHCBs might be required to interrupt higher
current as compared to the HCBs depending on the overcurrent
protection parameters.
4.3.5 Impact on the Surge Arrester Energy Rating
Communication-based Method
The amount of absorbed energy in the surge arrester of dcCB depends
on the interrupted current value and the fault location distance from
the dcCB. The magnitude of interrupted current has higher impact
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(a) Arm currents of MMC 3 for typical protection scheme based on HCB
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(b) Arm currents of MMC 3 for overcurrent based unidirectional protection scheme
based on UHCB
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(c) Arm currents of MMC 3 for communication-based unidirectional protection scheme
based on UHCB
Figure 4.16: Arm currents of MMC 3 for three
studied protection schemes.
on the amount of absorbed energy. The absorbed energy in surge
arresters of dcCBs during the transmission line and the dc bus faults
are compared in Figure 4.18(b). As can be seen, the surge arresters
of UHCBs dissipate lower amount of energy during dc bus fault in
communication-based unidirectional method as compared to corre-
sponding transmission line fault. Note that the amount of absorbed
energy in CB21 during bus fault is almost equal to the absorbed en-
ergy in CB12 during the line fault. These results imply that the energy
rating of surge arresters for UHCBs with communication-based unidi-
rectional strategy is not necessarily different than their energy rating
for HCBs with the bidirectional strategy.
Overcurrent-based Method
Due to the higher fault current during the dc bus fault in overcurrent-
based method, the surge arresters dissipate higher amount of energy
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Figure 4.17: Arm currents of MMC 4 for three
studied protection schemes.
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(a) Arm currents of MMC 4 for typical protection scheme based on HCB
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(b) Arm currents of MMC 4 for overcurrent based unidirectional protection scheme
based on UHCB
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(c) Arm currents of MMC 4 for communication-based unidirectional protection scheme
based on UHCB
as compared to the line fault conditions (see Figure 4.18(b)). Hence,
the surge arresters in UHCBs with overcurrent-based method are
required to be rated for higher energy absorption as compared to the
HCBs with the typical strategy.
4.3.6 Impact on the Converters
As seen in Figures 4.15, 4.16 and 4.17, MMC 2 arm currents reach
higher values as compared to the arm currents of other MMCs. MMC
2 is connected to the faulted bus (B1) through a 100 km cable, which
is shorter than other adjacent cables. Therefore, MMC 2 is more
influenced by the fault transient as compared to the other MMCs.
Furthermore, as can be seen in Figure 4.15(b), one of MMC 2 arm cur-
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Fig. 13. (a) Maximum interrupted current and (b) absorbed energy in different
DC circuit breakers during DC bus and line faults
communication-based unidirectional schemes. Although the
threshold can be set to lower values in order to shorten the
fault identification time, it should be coordinated with the non-
unit line protection scheme.
As shown in Fig. 13(a), the maximum interrupted current
in CB31 and CB41 is slightly higher for DC bus fault with
overcurrent-based method as compared to the maximum in-
terrupted current for corresponding transmission line faults.
Hence, the UHCBs might be required to interrupt higher
current as compared to the HCBs depending on the overcurrent
protective scheme parameters.
B. Surge arrester energy rating
1) Communication-based method: Amount of absorbed en-
ergy in the surge arrester of DCCB depends on interrupted
current value and fault location distance from the DCCB.
The magnitude of interrupted current has higher impact on
the amount of absorbed energy. The absorbed energy in surge
arresters of DCCBs during the transmission line and the DC
bus faults are compared in Fig. 13(b). As can be seen, the
surge arresters of UHCBs dissipate lower amount of energy
during DC bus fault in communication-based unidirectional
method as compared to corresponding transmission line fault.
Note that the amount of absorbed energy in CB21 during bus
fault is almost equal to the absorbed energy in CB12 during the
line fault. These results imply that the energy rating of surge
arresters for UHCBs with communication-based unidirectional
strategy is not necessarily different than their energy rating for
HCBs with the bidirectional strategy.
2) Overcurrent-based method: Due to the higher fault cur-
rent during the DC bus fault in overcurrent-based method, the
surge arresters dissipate higher amount of energy as compared
to the line fault conditions (see Fig. 13(b)). Hence, the
surge arresters in UHCBs with overcurrent-based method are
required to be rated for higher energy absorption as compared
to the HCBs with the typical strategy.
C. Impact on the converters
As seen in Fig. 10, Fig. 11 and Fig. 12, MMC 2 arm currents
reach higher values as compared to the arm currents of other
MMCs. MMC 2 is connected to the faulted bus (B1) through
a 100 km cable, which is shorter than other adjacent cables.
Therefore, MMC 2 is more influenced by the fault transient
as compared to other MMCs. Furthermore, as can be seen
in Fig. 12(a), one of MMC 2 arm currents reaches almost
3 kA, which would be higher than self-protection threshold
level of MMC. Although in this study MMC 2 is not blocked,
the application of unidirectional protection strategy may cause
blocking of the MMCs connected to the faulted bus by the
short lines. This issue can be avoided by either slight increase
in the inductance of DCCBs limiting inductor or using IGBTs
with higher current capability in MMCs.
D. Impact on DCCB
The MBU and LCS in UHCB requires half the number of
semiconductors as compared to HCBs. For instance, an HCB
with 320 kV and 9 kA voltage and current ratings requires
1416 IGBTs with 3.3 kV voltage rating in its MBU [6].
Nevertheless, by applying unidirectional protection strategy
this number can be reduced to 708 by by mean of UHCB.
Due to the large number of required IGBTs by HCB and con-
sidering the peripheral circuits and elements for each IGBT,
this reduction can significantly decrease the initial investment
for implementation of HCBs. In addition, the number of
semiconductor switches in the LCS unit can be reduced by
half, which can decrease the DCCB power losses by 50%.
VIII. FINAL REMARKS
The UHCBs show technical and economic advantages
thanks to their less initial and operational costs as compared
to the typical HCBs. A unidirectional protection strategy for
MTDC grid is suggested in this paper. The results of study
confirm that the unidirectional protection strategy can be
utilized for protection of the MTDC grid.
Two methods for remote DCCB tripping are considered: 1)
communication-based and 2) overcurrent-based methods. The
communication-based method shows better performance as
compared to the overcurrent-based method.
Results of comparison study for different parameters of DC-
CBs imply that the current rating of DCCBs and the size of
surge arresters are not necessarily different for the bidirec-
tional and unidirectional strategies. However, the impact of
suggested strategy on all converters of the grid, particularly
the converters with shorter transmission line between them
should be analyzed. In order to avoid blocking of the MMCs
at healthy buses, slight increase in DCCB limiting inductor
size or current rating of MMC’s IGBTs might be required.
Application of unidirectional protection strategy may signifi-
cantly reduce the number of required semiconductor switches
in the MBU of HCBs. Although the power loss in HCB is
not high, it can be reduced by 50% through application of
UHCBs.
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Fig. 13. (a) aximum interrupted current and (b) absorbed energy in different
DC circuit breakers during DC bus and line faults
co unication-based unidirectional sche es. lthough the
threshold can be set to lo er values in order to shorten the
fault identification ti e, it should be coordinated ith the non-
unit line protection sche e.
s sho n in Fig. 13(a), the axi u interrupted current
in CB31 and CB41 is slightly higher for C bus fault ith
overcurrent-based ethod as co pared to the axi u in-
terrupted current for corresponding trans ission line faults.
ence, the CBs ight be required to interrupt higher
current as co pared to the HCBs depending on the overcurrent
protective sche e para eters.
B. Surge arrester energy rating
1) Communication-based method: A ount of absorbed en-
ergy in the surge arrester of DCCB depends on interrupted
current value and fault location distance from the DCCB.
The magnitude of interrupted current has higher impact on
the amount of absorbed energy. The absorbed energy in surge
arresters of DCCBs during the transmission line and the DC
bus faults are compared in Fig. 13(b). As can be seen, the
surge arresters of UHCBs dissipate lower amount of energy
during DC bus fault in communication-based unidirectional
method as compared to corresponding transmission line fault.
Note that the amount of absorbed energy in CB21 during bus
fault is almost equal to the absorbed energy in CB12 during the
line fault. These results imply that the energy rating of surge
arresters for UHCBs with communication-based unidirectional
strategy is not necessarily different than their energy rating for
HCBs with the bidirectional strategy.
2) Overcurrent-based method: Due to the higher fault cur-
rent during the DC bus fault in overcurrent-based method, the
surge arresters dissipate higher amount of energy as compared
to the line fault conditions (see Fig. 13(b)). Hence, the
surge arresters in UHCBs with overcurrent-based method are
re ire t e rate f r i er e er a s r ti as c are
to the s ith the typical strategy.
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VIII. FINAL REMARKS
The UHCBs show technical and econo ic advantages
thanks to their less initial and operational costs as co pared
to the typical HCBs. A unidirectional protection strategy for
TDC grid is suggested in this paper. The results of study
confir that the unidirectional protection strategy can be
utilized for protection of the TDC grid.
Two methods for remote DCCB tripping are considered: 1)
communication-based and 2) overcurrent-based methods. The
communication-based method shows better performance as
compared to the overcurrent-based method.
Results of comparison study for different parameters of DC-
CBs imply that the current rating of DCCBs and the size of
surge arresters are not necessarily different for the bidirec-
tional and unidirectional strategies. However, the impact of
suggested strategy on all converters of the grid, particularly
the converters with shorter transmission line between them
should be analyzed. In order to avoid blocking of the Cs
at healthy buses, slight increase in DCCB limiting inductor
size or current rating of C’s IGBTs might be required.
Application of unidirectional protection strategy may signifi-
cantly reduce the number of required semiconductor switches
in the MBU of HCBs. Although the power loss in HCB is
not high, it can be reduced by 50% through application of
UHCBs.
(b) Maximum absorbed energy
Figure 4.18: Maximum interrupted current and
absorbed energy in different dc circuit breakers
during dc bus and line faults.
rents reaches almost 3 kA, which would be higher than self-protection
threshold level of MMC. Although in this study MMC 2 is not blocked,
the application of unidirectional protection strategy may cause block-
ing of the MMCs connec ed to the fau ted bus by a short transmission
line. This issue can be avoided by eith r slight i cr ase in the induc
tance of dcCBs limiting inductor or using IGBTs with higher current
capability in MMCs.
4.3.7 Impact on the Number of Required Semiconductor Switches
The MBU and LCS in the UHCB requires half the number of semi-
conductors as compared to the HCBs. For instance, an HCB with 320
kV and 9 kA voltage and current ratings requires 1416 IGBTs with
3.3 kV voltage rating in the MBU [162]. By applying unidirectional
protection strategy this number can be reduced to 708 by mean of
the UHCB. Due to the large number of required IGBTs by the HCB
and considering the peripheral circuits and elements for each IGBT,
this reduction can sig ificantly decrease the initial investment for
implementation of the HCBs.
4.4 Appl cation of CRCB in Protection of MT-HVdc Grid
4.4.1 The CR B Integration into he MT-HVdc Grid
The design procedure of the CRCB for a point-to-point HVdc system
can be extended to meshed HVdc grids. The extended design proce-
dure can be advanced by defining the value of short circuit current
at the interruption instance for each CRCB in a meshed grid. The
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Figure 4.19: UCBs arrangement and directions
and fault current directions.
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(b) Unidirectional hybrid dc circuit breaker schematic
value of fault current at the interruption instance depends on the
pre-fault current value, fault identification delay, CRCB operation
delay, size of current limiting inductor and fault distance from the
corresponding CRCB. The most severe short circuit fault scenario
sets the requirements for the CRCB. The fault identification delay
(td), which depends on the fault distance from current sensors can be
given by:
td (x) = tt (x) + ts + t f + tp (4.6)
where tt (x) is the time required by traveling waves to reach the
sensor associated with the relay. tt depends on the distance between
fault location and the sensor (x). ts, t f and tp are measurement, signal
conditioning circuits and relay processing delays, respectively.
Figure 4.19(a) shows a dc bus (Bx) connected to a VSC (VSC x)
and also connected to n other VSCs through the transmission lines.
CBxj represents the CRCB attached to line Lxj and CBxx represents
the CRCB connected to VSC x. Different fault currents flowing from
the converter station and the transmission lines are depicted in Figure
4.19(a) for a line fault at the end of line Lxn and close to the CBxn.
Figure 4.19(b) depicts a simplified equivalent circuit of the system
shown in Figure 4.19(a). In Figure 4.19(b), the converter is replaced
with a simplified model connected to the dc bus capacitor.
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Figure 4.20: (a) Maximum interrupted current
and (b) absorbed energy in different dc circuit
breakers during dc bus and line faults.
The current limiting inductors of CRCBs are represented by Lcb,ij.
The transmission lines are represented by simple line model and the
line resistance is neglected. Fast protection algorithms are supposed
to detect the line short circuit faults in range of milliseconds depend-
ing on the fault location. Hence, a fault close to the circuit breaker is
detected in less than a millisecond. During this short fault detection
time, the voltage of converter stations can be considered constant.
Due to the presence of line current smoothing reactors and the dcCBs’
limiting inductors the voltage of adjacent transmission lines can be
assumed to be constant. v′n (t) is the voltage at fault location, which
drops to zero immediately after fault inception. Thereafter, the equiv-
alent circuit can be simplified even more for the short period of time
after the fault inception. The second simplified equivalent circuit is
shown in Figure 4.20. Although this circuit is valid until the adjacent
lines voltage and the converter station voltage collapse, it is suitable
to estimate the initial rate of rise of fault current in the grid.
The initial conditions of the circuit is given by:
i f ,xn (0) = Ixnpre
vx (0) = Vdc
v′n
(
0+
)
= 0
v′j
(
0+
)
= Vdc, j = 1, 2, ..., n− 1
(4.7)
where i f ,xn is the fault current in CBxn and Ixnpre is the pre-fault
current of CBxn. Considering the initial conditions of the equivalent
circuit, the following equation holds:
Vdc =
((
L′x1 ‖ L′x2 ‖ ... ‖ L′x(n−1) ‖ ... ‖ L′xn
)
+ L′xn
) di f ,xn (0+)
dt
(4.8)
where L′xj represents sum of the current limiting inductor of CBxj
and the current smoothing reactor of line Lxj. L′xx represents the sum
of current limiting inductor of CBxx and the inductance of the dc bus
filter associated with VSC x. Based on Equation 4.8, the initial rate of
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rise of fault current in CBxn can be approximated as:
di f ,xn (0+)
dt
=
Vdc
n−1
∑
j=1
1
L′xj
1+ L′xi
n−1
∑
j=1
1
L′xj
(4.9)
The obtained initial rate of rise of current is almost constant for the
short period of time before fault detection. Hence, the fault current
value at the interruption instance for any CRCB in the grid can be
approximated by:
Imaxf ,xn =
Vdc (td + tcb)
n−1
∑
j=1
1
L′xj
1+ L′xi
n−1
∑
j=1
1
L′xj
+ Iprexn (4.10)
where Imaxf ,xn is the maximum fault current in CBxn and Vdc is the
system nominal voltage. tcb is the CRCB operation delay time and
Iprexn is the pre-fault current of CBxn. The internal parameters of each
CRCB can be calculated based on the following equations:
Rcb,ij <
Vdc
Imaxf ,ij
(4.11)
Ccb,ij >
4
(
Lij + Lcbij + Lij + Lji + L
cb
ji
)
(
Rcb,ij + RL,ij
)2 (4.12)
where Rij, Ccb,ij, LL,ij and RL,ij represent the internal resistor of CBij,
internal capacitor of the CBij, stray inductance of the transmission
line Lij and resistance of the transmission line Lij, respectively.
4.4.2 Models
Test System
The four-terminal meshed HVdc grid model from previous section
is employed in this study. The MMC IGBTs are blocked when the
arm current of the MMC exceeds 2.5 kA. All transmission lines are
equipped with current smoothing reactor with inductance of 40 mH
at both ends.
Circuit Breaker Models
The models of two types of dcCBs including CRCB and typical SSCB
are employed in this study. The detail model of CRCB from chapter 3
is used. The value of current limiting inductor of the CRCB is set to
10 mH.
MB
SA
L
Figure 4.21: The topology of typical solid-state
dc circuit breaker.
The model of typical SSCB includes IGBTs with antiparallel diodes.
As can be seen from Figure 4.21, configuration of IGBTs guarantees
bidirectional current interruption and conduction. The operation
delay of the SSCB is considered to be no more than 250 µs. Moreover,
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the SSCB model contains a surge arrester (SA). The OVP voltage of
surge arrester is set to 480 kV. The value of current limiting inductor
in the SSCB is set to 10 mH.
4.4.3 Simulation Results
In symmetric monopole HVdc systems, the pole-to-ground faults do
not lead to steady-state fault currents. A pole-to-pole dc short circuit
fault is the most severe case for interruption in HVdc systems. In this
study, dc line pole-to-pole short circuit faults and dc bus pole-to-pole
faults are investigated. To compare the performance of CRCB and
SSCB, different fault scenarios are studied. Similar to the previous
subsection the studied dc fault is a low impedance fault with 100 mΩ
resistance.
Transmission Line Fault
The dc pole-to-pole short circuit faults are applied into the all trans-
mission lines of the system in different locations at t = 0 s. The trip
time of all the dcCBs for various fault locations is illustrated in Figure
4.22. As can be seen in the figure, the fault identification and trip time
for faults at the corresponding dcCB varies between 0.35 to 0.41 ms
for different lines. The value of td in Equation 4.6 must be considered
to be the maximum trip time for faults at dcCBs to calculate the
maximum fault current for the corresponding dcCB. Furthermore,
the trip time for faults with 200 km distance from the corresponding
dcCBs is always less than 1.54 ms. 
 
Fig. 9. Trip times for different DCCBs for transmission line fault for various fault locations  
 
Fig. 10. The currents of bidirectional and unidirectional DCCBs during the midpoint line fault at: (a) line 13, (b) line 12, (c) line 14 
 
ii. DC bus faults 
A DC bus fault is considered to be the most sever type of DC fault from converter point of view. Due to the absence 
of transmission line inductance, the fault current quickly reaches high values if it is not promptly interrupted. 4 DC bus 
short circuit fault scenarios including faults at buses B1, B2, B3 and B4 are studied in this section. The local protection 
algorithm generates the trip signal for the faults in different buses almost at the same time. The DC bus fault trip time 
is almost 0.2 ms for the applied protection algorithm. Hence, in case of BCBs, the DC bus fault can be cleared 
immediately after detection. On the other hand, in the unidirectional protection strategy, only the converter station 
DCCB is able to promptly interrupt the current. The interruption of fault currents flowing from the adjacent lines takes 
longer due to delay in detection at the remote side of the transmission lines. The fault detection times for unidirectional 
protection strategy are illustrated in Table I.  
For reasons of brevity, only the current waveforms for the fault at DC bus B1 are presented in Fig.11. Also, because 
of the similar performance of the DCCB of converter station in both bidirectional and unidirectional cases, their current 
waveforms are not presented. Since the fault is applied at bus B1, the adjacent DCCBs (CB12, CB13 and CB14) are tripped 
by the local protection algorithm almost 0.2 ms after fault inception. Fig.11(a), (c) and (e) show that the fault currents 
flowing through CB12, CB13 and CB14 are interrupted before reaching high values. In case of UCBs, the fault currents 
flow for a longer period until they are interrupted by the remote DCCBs (CB21, CB31 and CB41). In unidirectional 
strategy, the absolute value of current through CB12, CB13 and CB14 reaches 5.1, 5.3 and 5.6 kA, respectively. These 
fault currents flow in the backward directions of the mentioned UCBs and cannot be interrupted. These fault currents 
are detected by the protection relays at the remote ends of the adjacent transmission lines. Therefore, CB21, CB31 and 
CB41 are tripped by their corresponding protection relays. Fig.11(b), (d) and (f) show the interrupted fault current through 
CB21, CB31 and CB41, respectively. The fault currents in CB21, CB31 and CB41 reaches 2.5, 2.5 and 3 kA, respectively. 
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Figure 4.22: (a) Maximum interrupted current
and (b) absorbed energy in different dc circuit
breakers during dc bus and line faults.
The fault currents for the SSCB and CRCB during the fault on
the line 12, 13 and 14 are shown in Figure 4.23, 4.24 and 4.25. The
CRCB interrupts the fault current promptly due to its topological
characteristics. The fault current in typical SSCB takes more time to
become zero due to lower impedance of surge arrester during the
fault interruption transient. Both types of dcCBs handle equal peak
values of fault currents due to the identical fault identification and
trip time of protection algorithm.
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Figure 4.23: Current in CB21 and CB12 during
fault on transmission line L14 for CRCB based
and SSCB based systems.
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Figure 4.24: Current in CB31 and CB13 during
fault on transmission line L14 for CRCB based
and SSCB based systems.
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dc Bus Fault
A dc bus fault is considered to be the most sever type of dc fault
from converter point of view. Due to the absence of transmission
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Figure 4.25: Current in CB31 and CB13 during
fault on transmission line L14 for CRCB based
and SSCB based systems.
line inductance, the fault current quickly reaches high values if it is
not promptly interrupted. Four dc bus short circuit fault scenarios
including faults at buses B1, B2, B3 and B4 are studied in this section.
The local protection algorithm generates the trip signal for the faults
in different buses almost at the same time. The dc bus fault trip time
is almost 0.2 ms for the applied protection algorithm. Hence, in case
of BCBs, the dc bus fault can be cleared immediately after detection.
On the other hand, in the unidirectional protection strategy, only
the converter station dcCB is able to promptly interrupt the current.
The interruption of fault currents flowing from the adjacent lines takes
longer due to delay in detection at the remote side of the transmission
lines. The fault detection times for unidirectional protection strategy
are illustrated in Table 4.2.
Bus 1 Bus 2 Bus 3 Bus 4
CB21 1.52 ms - - -
CB31 2.48 ms - - -
CB41 2.53 ms - - -
CB12 - 1.46 ms - -
CB42 - 2.04 ms - -
CB13 - - 2.53 ms -
CB43 - - 1.54 ms -
CB14 - - - 2.49 ms
CB24 - - - 2.01 ms
CB34 - - - 1.5 ms
Table 4.2: Fault detection times for unidirec-
tional protection strategy.
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Figure 4.26: Current in CB21 and CB12 during
fault at dc bus B1 for HCB based and two UHCB
based protection schemes.
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Figure 4.27: Current in CB31 and CB13 during
fault at dc bus B1 for HCB based and two UHCB
based protection schemes.
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The current waveforms for the fault at dc bus B1 are presented in
Figures 4.26, 4.27 and 4.28. Because of the similar performance of
the dcCB of converter station in both bidirectional and unidirectional
cases, their current waveforms are not presented. Since the fault
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Figure 4.28: Current in CB31 and CB13 during
fault at dc bus B1 for HCB based and two UHCB
based protection schemes.
is applied at bus B1, the adjacent dcCBs (CB12, CB13 and CB14) are
tripped by the local protection algorithm almost 0.2 ms after fault
inception. Figures 4.26(a), 4.27(a) and 4.28(a) show that the fault
currents flowing through CB12, CB13 and CB14 are interrupted before
reaching high values. In case of UCBs, the fault currents flow for a
longer period until they are interrupted by the remote dcCBs (CB21,
CB31 and CB41).
In unidirectional strategy, the absolute value of current through
CB12, CB13 and CB14 reaches 5.1, 5.3 and 5.6 kA, respectively. These
fault currents flow in the backward directions of the mentioned UCBs
and cannot be interrupted. These fault currents are detected by the
protection relays at the remote ends of the adjacent transmission lines.
Therefore, CB21, CB31 and CB41 are tripped by their corresponding
protection relays. Figures 4.26(b), 4.27(b) and 4.28(b) show the in-
terrupted fault current through CB21, CB31 and CB41, respectively.
The fault currents in CB21, CB31 and CB41 reaches 2.5, 2.5 and 3 kA,
respectively.
Figures 4.29(a)-(d) and 4.30(a)-(d)show the arm currents of MMC
1, 2, 3 and 4 for unidirectional and bidirectional protection strategies,
respectively. Figures 4.29(a) and 4.29(a) show that due to operation of
corresponding dcCBs during the fault at B1, MMC 1 is isolated from
the dc grid and its arm currents fall to zero. In both unidirectional and
bidirectional strategies, the permanent dc bus fault causes discontinu-
ity in the power and outage of adjacent lines. Figures 4.29(b)-(d) and
4.30(b)-(d) show the arm currents of converters associated with the
non-faulted dc buses. Due to fast response of the protection system,
the converters are not significantly stressed.
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Figure 4.29: Arm currents of MMCs for CRCB
based protection scheme.
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(b) Arm currents of MMC 2
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Figures 4.29(b), (c) and (d) show the arm currents of converters
associated with the non-faulted dc buses for the unidirectional pro-
tection strategy. Compared to Figure 4.30(b), (c) and (d), the arm
currents of converter are distorted more in the unidirectional protec-
tion scheme. The arm currents in the bidirectional scheme are not
highly distorted from magnitude point of view. The main reason
for the arm current distortion is the interaction between the CRCB
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Figure 4.30: Arm currents of MMCs for SSCB
based protection scheme.
and the converter dc side during fault interruption. The converters
can recover and regulate the power based on the updated operating
points after outage of MMC 1 in both protection strategies.
4.4.4 Impact on the Current Interruption Capability
The unidirectional protection scheme interrupts the dc bus fault cur-
rents with more delay as compared to the bidirectional one. Thus,
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a comparison of dcCBs sizing (current breaking capability) in both
cases is required to assess the feasibility of unidirectional protection
strategy. To compare the dcCB interruption capability in both strate-
gies, the maximum interrupted transmission line fault current in all
dcCBs of the MT-HVdc grid for various fault locations are depicted
in Figure 4.31.
Figure 4.31: (a) Maximum interrupted current
and (b) absorbed energy in different dc circuit
breakers during dc bus and line faults.
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A DC bus fault is considered to be the most sever type of DC fault from converter point of view. Due to the absence 
of transmission line inductance, the fault current quickly reaches high values if it is not promptly interrupted. 4 DC bus 
short circuit fault scenarios including faults at buses B1, B2, B3 and B4 are studied in this section. The local protection 
algorithm generates the trip signal for the faults in different buses almost at the same time. The DC bus fault trip time 
is almost 0.2 ms for the applied protection algorithm. Hence, in case of BCBs, the DC bus fault can be cleared 
immediately after detection. On the other hand, in the unidirectional protection strategy, only the converter station 
DCCB is able to promptly interrupt the current. The interruption of fault currents flowing from the adjacent lines takes 
longer due to delay in detection at the remote side of the transmission lines. The fault detection times for unidirectional 
protection strategy are illustrated in Table I.  
For reasons of brevity, only the current waveforms for the fault at DC bus B1 are presented in Fig.11. Also, because 
of the similar performance of the DCCB of converter station in both bidirectional and unidirectional cases, their current 
waveforms are not presented. Since the fault is applied at bus B1, the adjacent DCCBs (CB12, CB13 and CB14) are tripped 
by the local protection algorithm almost 0.2 ms after fault inception. Fig.11(a), (c) and (e) show that the fault currents 
flowing through CB12, CB13 and CB14 are interrupted before reaching high values. In case of UCBs, the fault currents 
flow for a longer period until they are interrupted by the remote DCCBs (CB21, CB31 and CB41). In unidirectional 
strategy, the absolute value of current through CB12, CB13 and CB14 reaches 5.1, 5.3 and 5.6 kA, respectively. These 
fault currents flow in the backward directions of the mentioned UCBs and cannot be interrupted. These fault currents 
are detected by the protection relays at the remote ends of the adjacent transmission lines. Therefore, CB21, CB31 and 
CB41 are tripped by their corresponding protection relays. Fig.11(b), (d) and (f) show the interrupted fault current through 
CB21, CB31 and CB41, respectively. The fault currents in CB21, CB31 and CB41 reaches 2.5, 2.5 and 3 kA, respectively. 
0
0.5
1
1.5
2
CB13
CB31
CB14
CB41
CB24
CB42
CB12
CB21
CB34
CB43
Time [ms]
0 km
25 km
50 km
75 km
100 km
125 km
150 km
175 km
200 km
0 1 2 3 4 5
0
2
4
6
 
 
CB
13
BCB
UCB
0 1 2 3 4 5
0
2
4
6
CB
31
0 1 2 3 4 5
0
2
4
6
CB
12
C
u
rr
en
t[
k
A
]
0 1 2 3 4 5
0
2
4
6
CB
21
0 1 2 3 4 5
0
2
4
6
CB
14
Time[ms]
0 1 2 3 4 5
0
2
4
6
CB
41
Time[ms]
Figure 4.32: UCBs arrangement and directions
and fault current directions.
Fig.13. Arm currents of MMCs in the unidirectional protection scheme (a) MMC 1, (b) MMC 2, (c) MMC 3, (d) MMC 4 
 
iii. Current Interruption Capacity 
The unidirectional protection scheme interrupts the DC bus fault currents with more delay as compared to the 
bidirectional one. Thus, a comparison of DCCBs sizing (current breaking capability) in both cases is required to assess 
the feasibility of unidirectional protection strategy. To compare the DCCB interruption capability in both strategies, the 
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of the maximum fault currents (from section III) to be applied in the DCCBs design are greater than the current values 
in Fig.14. This is due to the additional delay considered in the calculation of the maximum fault current. 
Fig. 15(a) and (b) show the required current interruption capability for all possible DC bus faults for BCBs and 
UCBs, respectively. Although the UCBs should interrupt higher level of fault current during bus fault as compared to 
the BCBs, their maximum interrupted current is still lower than that of the line fault with 75 km distance. These figures 
show that the maximum current interruption capability for both protection strategies are the same. Although DC bus 
fa lt currents are cleared later in the unidirectional protection strategy compared to the bidirectional strategy, the 
inductance of long transmission lines limits the rate of rise of current and prevent it from reaching higher values. 
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Figure 4.31 shows that a fault at a location 75 km far from its
corresponding dcCB reaches the highest value. This is due to the
non-linear characteristic of the transmission line and its impact on the
traveling wave propagation time together with the current limiting
behavior of inductance of the cable and different tripping times. The
highest value of interrupted fault current for various transmission
line faults is shown in Figure 4.31.
Figure 4.32(a) and (b) show the required current interruption capa-
bility for all possible dc bus faults for BCBs and UCBs, respectively.
Although the UCBs should interrupt higher level of fault current
during bus fault as compared to the BCBs, their maximum inter-
rupted current is still lower than that of the line fault with 75 km
distance. These figures show that the maximum current interruption
capability for both protection strategies are the same. Although dc
bus fault currents are cleared later in the unidirectional protection
strategy compared to the bidirectional strategy, the inductance of long
transmission lines limits the rate of rise of current and prevent it from
reaching higher values.
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4.5 Conclusion
A unidirectional protection strategy for MT-HVdc grid is suggested
in this chapter. The results of study confirm that the unidirectional
protection strategy can be utilized for protection of the MT-HVdc
grid. Four types of dcCBs are considered in this study including
typical bidirectional HCB, unidirectional HCB, typical SSCB and the
CRCB. The HCB based protection system is investigated though two
methods for remote dcCB tripping. The considered methods include a
communication-based method and an overcurrent-based method. The
communication-based method shows better performance as compared
to the the overcurrent-based method.
The results of comparison study for different parameters of HCB
and UHCB imply that the current rating of HCB and the size of
surge arresters are not necessarily different for the bidirectional and
unidirectional strategies. However, the impact of suggested strategy
on all converters of the grid, particularly the converters with shorter
transmission line between them should be analyzed. In order to
avoid blocking of the MMCs at healthy buses, slight increase in HCB
limiting inductor size or current rating of MMC’s IGBTs might be
required.
The compatibility of fast local protection algorithms with UCBs and
their ability in clearing dc bus faults are the main concerns regarding
their application in MT-HVdc grids. The performance of a fast local
protection algorithm together with UCBs in a four-terminal HVdc
grid is also studied in this chapter.
The design procedure of the CRCB is extended to the multi-
terminal HVdc grid and formulated. The internal parameters of
CRCB are calculated based on the simplified design approach. The
fault detection criteria of a current-based non-unit protection algo-
rithm, which was originally developed for bidirectional protection
strategies was adopted for a unidirectional protection strategy in
MT-HVdc grid.
Both of the mentioned protection schemes show similar perfor-
mances during dc transmission line faults. The highest transmission
line fault currents are observed when the fault distance from the
closest dcCB is around 75 km. This distance depends on the cable
characteristics and the protection algorithm response time. The dc
bus fault is detected locally by the differential protection algorithm
in the bidirectional protection strategy and remotely as an endpoint
transmission line fault when using the unidirectional protection strat-
egy. The current interruption requirements of UCBs are identified to
be similar to those of the BCBs.
This study suggest that, UCBs can protect MT-HVdc grids similar
to the BCBs while using fewer semiconductor switches. The applica-
tion of UCBs may reduce the implementation cost of the dcCBs for
both SSCBs and HCBs. Moreover, the power losses of SSCBs can be
reduced significantly by using UCBs, which would make SSCBs a
suitable candidate for application in MT-HVdc grids.
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As discussed in chapter 2, the fault current in the MT-HVdc grids
can reach large magnitudes. Therefore, the dcCBs are required to
be designed for interruption of high current. The interruption of
high current not only demands for greater number of semiconductor
switches (due to the additional parallel branches in the MB unit struc-
ture in both SSCB and HCB), but also requires large surge arresters
for interruption energy absorption. To prevent the dc fault current
from reaching destructive values, superconducting fault current lim-
iter (SFCL) has been considered as a solution in the literature. Based
on the literature review in subsection 2.2.4, the application of SFCLs
in the protection of point-to-point and MT-HVdc systems has been
investigated in the literature
However, the current literature shows no study on application
of SFCL in MT-HVdc grids considering the fast protection schemes.
Furthermore, despite the wide application of variants of MMC in the
modern HVdc projects, most of the studies in literature have been
carried out based on the conventional VSCs.
This chapter attempts to analyze and asses the application of
SFCL in the protection of meshed HVdc grids considering non-unit
protective relaying schemes. Moreover, this chapter addresses the
impact of SFCL integration on current limiting inductors, current
stress on the HCB, surge arrester energy and the dc fault current
characteristics. The present assessment is carried out by utilizing the
behavioral model of the generic resistive type SFCL.
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5.1 Fault Current Limiting Hybrid dc Circuit Breaker
A current limiting HCB can be resulted from integration of an SFCL
module into the typical HCB. Figure 5.1 depicts the topology of a
current limiting HCB. The SFCL position is illustrated in Figure 5.1
by dashed line block. The operation principles of the current limiting
HCB is the same as those of typicality HCB as explained in chapter 2.
It is clear that, the results of this study could be valid for all types of
the hybrid dc circuit breakers operating based on the same concept.
Figure 5.1: SFCL integration into the structure
of hybrid dc circuit breaker.
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5.2 Models
5.2.1 Test System
The test system is a four-terminal meshed HVdc grid model as de-
tailed in appendix A. The cables are modeled using the frequency
dependent modeling approach in the electromagnetic transient type
software as explained in appendix A.
5.2.2 Superconducting Fault Current Limiter Model
Several types of SFCLs including the resistive and inductive ones exist
[174,216]. Each type has been investigated for different applications
in the literature. Generally, when the current density (J) in the high
temperature SFCL exceeds the critical value, an electric field (E)
develops across the device and its impedance increases. In order to
identify the requirements of SFCL independently of its technology, a
behavioral model of a generic resistive type SFCL is adopted based
on modeling concept from [217]. The SFCL is modeled considering its
main parameters. The SFCL’s fundamental parameters can be listed
as: transition time, maximum impedance, critical current, recovery
time and normal condition impedance [182,217]. Below the critical
current, the SFCL shows a very low resistance. As soon as the current
exceeds the critical value, its impedance increases exponentially to the
maximum impedance value within the transition time. After current
falls below the triggering current the SFCL’s impedance decreases to
its minimum impedance within the recovery time [217]. The model of
SFCL unit is developed as a time-dependent nonlinear resistor [217].
Figure 5.2 depicts the utilized SFCL model. The SFCL transition
characteristics for maximum resistance of 20 Ω and four different
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transition times are implemented in four lookup tables. The SFCLs
transition curves for different transition times are plotted using the
mentioned look up tables and are shown in Figure 5.3. The SFCLs
should be connected in series to reach the higher SFCL resistances.
Therefore, to reach resistance values of 30, 40, 50, 60 Ω, multiplication
factors of 1.5, 2, 2.5, 3 are needed to be applied in RSFCL block,
respectively. The resistor has its minimum resistance (Rmin) until the
SFCL current reaches the critical value. At this instant, state of the
controlled switch is changed and the resistance increases based on
the lookup table values. The recovery time is implemented in the
"Timing & Logic" block of the SFCL model.
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5.2.3 dc Circuit Breaker Model
A detailed model of hybrid dc circuit breaker, which is depicted in
Figure 5.1 is developed based on [134,138,140]. The turn-off delay of
IGBTs of the LCS unit are set to 250 µs to model the commutation
time [139] and the UFD action time is set to 2 ms [218]. The individual
surge arresters of the IGBT positions are modeled as one surge arrester
with the reference voltage of 480 kV [134,138,140]. The surge arrester
is modeled employing the piecewise linear modeling approach using
the curve shown in Figure 3.6 in PSCAD. The current limiting inductor
of HCB is set to 100 mH to avoid the self-blocking of MMCs during
the end-point line short circuit faults [21].
5.2.4 Protection System Model
The fault identification time can reach ten milliseconds in slow al-
gorithms [184]. The meshed dc grid can be protected by low-speed
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protection algorithms, only if the fault tolerant converter topologies or
fault current limiters are employed. The non-unit protective schemes
can identify the fault after inception in less than 2 ms in a line with
100 km length [184]. In the non-unit protection schemes each line is
protected by two dcCBs at its ends, which receive the trip command
from dc distance protective relays. For instance, in Figure 5.4, the
line Lmn is protected by the circuit breakers CBmn and CBnm. The dc
fault transient is in the range of millisecond dominated by traveling
waves. The propagation velocity of these waves is dependent on
the inductance and capacitance of the dc transmission line [184,219].
Since the details of the fault identification method in HVdc systems
is not the subject of this study, a behavioral model of the protection
relay is employed. The total fault identification delay time can be
given by Equation 4.6, which was explained in chapter 4.
When the fault incepts at the midpoint of the transmission line,
it is expected to be detected by the relays of both ends at the same
time. The dc faults at endpoints of the line are detected faster by the
closer relay than the farther one. Tt can be estimated by considering
the traveling wave velocity using Equation 5.1 and line characteristics
and fault distance using Equation 5.2.
v =
1√
LC
(5.1)
td (d) = d
√
LC (5.2)
In Equations 5.1 and 5.2, L and C are the inductance and capaci-
tance of line per length unit, respectively and d is the fault distance.
The developed model receives the fault distance as the input and
generates the trip signal after required delay using Equation 4.6. Tt is
calculated based on the lumped parameters of the XLPE cable. The
time delay caused by the measurement devices, signal conditioning
and processor (ts + t f + tp) is assumed as 0.4 ms. The impact of delay
caused by line inductances is also considered in the developed model.
It is assumed that the protective relaying scheme operates properly
without any malfunction.
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Figure 5.4: Non-unit protection of multi-
terminal HVdc grids based on fast dcCBs.
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5.3 Analysis
In order to analyze the circuit breaker current during the fault con-
dition, the voltage source converter can be modeled as a dc voltage
source and its Thevenin impedance supplying a constant load through
a transmission line. Figure 5.5(a) depicts the simplified equivalent
circuit of a VSC connected to a dc line and a dc circuit breaker. The
transmission line resistance and capacitance are neglected. As it was
mentioned in previous section, the system has two inductors includ-
ing the smoothing reactor and the HCB current limiting inductor. As
can be seen in Figure 5.5(a), the smoothing reactor and the current
limiting inductor are shown by Ls and LL, respectively. sw1 repre-
sents the fault inception. RFCL, RFault and RLoad are the SFCL, fault
and load resistances, respectively. As can be seen in Figure 5.5(a),
after fault incepts by closing sw1, the transmission line inductance is
divided in two sections (L1 and L2). The values of L1 and L2 depends
on the fault location on the transmission line. If the fault occurs closer
to the circuit breaker the value of L1 will be smaller and can be zero if
the fault happens at the beginning of the transmission line right after
the circuit breaker. The line inductance between the dc source and
the fault location (L1) and the Lcb are added together and showed by
L in Figure 5.5(b). It was mentioned that, the fault identification delay
depends on the traveling wave speed, which is a function of system
inductance as it is illustrated in Equation 5.1. Figure 5.5(b) depicts
the simplified equivalent circuit in presence of SFCL. The SFCL can
be modeled as a time-dependent resistance.
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Figure 5.5: Simplified equivalent circuit.
Figure 5.6 shows the circuit breaker current without SFCL after
a short circuit fault inception at t = t1. The solid line shows the
interrupted current waveform at t = t2 while the dashed line rep-
resents the prospective fault current if circuit breaker does not act.
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The steady-state dc short circuit current for the system without SFCL
(I f f 1) can be given by Equation 5.3.I
ff1
Ipeak1
I pre-f
t1 t2
td1
t
t
3
di/dt
icb
Figure 5.6: Circuit breaker current without
SFCL.
I f f 1 =
Vdc
Rs + RF
(5.3)
The steady-state dc short circuit current for a system with SFCL
(I f f 2) is given by Equation 5.4.
I f f 2 =
Vdc
Rs + RF + Rmax
(5.4)
It is clear that the SFCL can reduce the steady-state dc short circuit
current, but when the fast protection of dc grids is taken into account,
the fault current at the interruption instant must be limited. After fault
inception in a system without the SFCL, the current increases quickly.
In MMC based systems, the initial rate of rise of dc fault current
is limited by line current smoothing reactor, circuit breaker current
limiting inductor and the transmission line inductance between the
circuit breaker and the fault point. Although the main purpose of
smoothing reactor installation is to reduce the system harmonics, they
can also limit the rate of rise of fault current due to their inherent
inductive characteristics. In case of the low impedance fault, the
RFault is small enough to be neglected. Therefore, the dc fault current
for the system without SFCL can be approximated by:
i f 1 (t) =
Vdc
Rs
[
1− e
−(t−t1)(Rs)
Ls+L
]
+ i (t1) ; t1 < t < t2 (5.5)
where i (t1) is the initial current of inductor and t2 is the time when
the circuit breaker interrupts the current. Considering the equivalent
circuit in Figure 5.5(a), if the dc circuit breaker interrupts the current
after a time delay, which is defined by td1 and assuming the initial
current equal to the system pre-fault current, the current value at the
interruption instant (Ipeak1) can be given by:
ipeak1 (t) =
Vdc
Rs
[
1− e
−td1Rs
Ls+L
]
+ Ipre− f (5.6)
The SFCL integration into the hybrid circuit breaker may change
the fault current shape in different ways. Similar to Equation 5.6, the
fault current before reaching the SFCL critical current can be given
by:
i f 2 (t) =
Vdc
Rs
[
1− e
−(t−t1)(Rs)
Ls+L
]
+ Ipre− f ; t1 < t < t2 (5.7)
Note that, in Equation 5.7, t2 is the time when the current reaches
the critical current of SFCL. In the second stage of the fault current,
which can be defined between t2 and t3 the SFCL resistance changes
and increases to reach its maximum value during the SFCL transition
time (ttr). Depending on the SFCL technology the system inductance
also might change. Assuming the system inductance as a constant
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value, the fault current in presence of SFCL can be given as:
i f 2 (t) =
Vdc
Rs + RFCL (t)
[
1− e
−(t−t2)(Rs+RFCL(t))
Ls+L
]
+ Ith; t2 < t < t3
(5.8)
where Ith is the critical current of the SFCL and t3 is the time
when the current is interrupted by the HCB. Equation 5.8 illustrates
that, due to the nonlinear impedance (RFCL), during the transition
time of the SFCL, the fault current may reach higher values than its
final value. The fault current can be analyzed considering following
assumption:
• Equal circuit breaker interruption time for systems with and with-
out SFCL.
• Having less current limiting inductance with SFCL than in the
system without SFCL. (Reduction in size of the current limiting
inductors is one of expected improvement.)
Therefore, depending on the SFCL transition time and also its
maximum impedance three different cases can be identified:
5.3.1 td2 < ttr and I f f 2 < Ipeak1
Figure 5.7 shows the expected current waveform for this case. The
SFCL transition time is longer than the circuit breaker interruption
time and the fault steady-state current is lower than the peak of the
current in SFCL-less system. Due to the longer time in reaching maxi-
mum impedance the dc circuit breaker might be exposed to higher
current values. Due to the nonlinear increase in SFCL resistance after
t = t2, the
(
di
dt
)
2
is less than the
(
di
dt
)
1
. The dashed waveform shows
the prospective fault current if the circuit breaker does not trip.
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Figure 5.7: Circuit breaker current with SFCL
when td2 < ttr and I f f 2 < Ipeak1.
5.3.2 td2 > ttr and I f f 2 > Ipeak1
The estimated current waveform is depicted in Figure 5.8 for these
conditions. As can be seen, the SFCL transition time is short enough
but due to its lower maximum impedance the dc circuit breaker has
to interrupt higher fault currents than the normal case. It is clear that,
the fault current reaches higher values than the normal case due to
the lower inductance of system with SFCL.
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Figure 5.8: Circuit breaker current with SFCL
when td2 > ttr and I f f 2 > Ipeak1
5.3.3 td2 > ttr and I f f 2 < Ipeak1
To guarantee the successful fault current limiting in presence of fast
protective relaying schemes and fast dc circuit breakers, maximum
impedance of the SFCL must be high enough to be able to limit the
current below the normal interruption current. Additionally, the tran-
sition time has to be shorter than fault current interruption delay to
avoid any unwanted current peak during quenching process. Figure
5.9 shows the expected fault current waveform applying mentioned
conditions.
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Figure 5.9: Circuit breaker current with SFCL
when td2 > ttr and I f f 2 < Ipeak1.
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5.4 Simulation Results
In symmetric monopole HVdc systems the pole to ground faults do
not lead to steady state fault currents. The pole-to-pole dc short
circuit fault is the most severe case for interruption in HVdc systems.
In this study, the SFCL performance during dc line pole-to-pole
short circuit faults are investigated. The fault location in dc transmis-
sion line has impact on the rate of rise of current. Typically, inception
of dc fault close to the converter station is the most severe line fault
conditions. Therefore, in addition to a short circuit fault at the middle
of L13, a short circuit fault at one end of this line, which is attached to
MMC 1 is studied. Henceforth, the mentioned faults will be referred
as the midpoint and endpoint faults in this chapter. The studied dc
fault is a low impedance (100 mΩ) permanent fault.
Firstly, the protection of meshed dc grid is tested without placing
any SFCL. To meet the protection requirements of the grid and to
prevent the MMCs from self-blocking during an endpoint fault a
100 mH current limiting inductor is necessary to be employed at
each HCB. In both fault scenarios, a pole-to-pole fault is incepted at
t = 0.7 s. Consequently, the protection relay model generates the
trip command after the required time delay (td). The SFCL transition
time is assumed to be 1 ms and its critical current is 3 kA. Also,
minimum impedance of the SFCL is assumed as 1 mΩ. The system
is investigated for different values of the SFCL maximum resistance.
Due to the system symmetry only positive currents are presented.
5.4.1 System Without Superconducting Fault Current Limiter
Figures 5.10, 5.11 shows the current and energy waveforms for the
midpoint fault. The arm currents for both MMC 1 and MMC 3 are
depicted in Figure 5.10(a) and (b). The converter dc side currents are
shown in Figure 5.10(c). As can be seen, after the fault identification
delay, CB13 and CB31 are tripped and opened. The converters are
stressed by high fault current. Particularly, since the fault and pre-
fault currents of the MMC 1 are in the same directions, it is more
stressed. The current of MMC 1 reaches more than 4 kA, which is
almost four times of its nominal current.
It can be seen from Figure 5.10(a) and (b), the arm currents of
MMCs are less than the self-blocking level and the converters still
operates within their safe operation area. Figure 5.10(d) presents the
absorbed energy in the circuit breaker surge arresters. The surge ar-
resters of CB13 and CB31 absorb 6.2 and 3.1 MJ, respectively. Since the
fault and the pre-fault currents of CB13 are in the same directions, this
circuit breaker needs to interrupt higher current than CB31. Therefore,
the surge arrester of CB13 absorbs more energy than that of CB31.
The current and energy waveforms for an endpoint fault in L13 is
shown in Figures 5.12 and 5.13. Due to the closer distance of fault
to the MMC 1, its arm and dc side currents reach higher values. It
is clear that the presence of the current limiting inductor limits the
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Figure 5.10: The MMCs arm currents during a
midpoint fault on transmission line L13 without
SFCL.
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Figure 5.11: Absorbed energy in the surge ar-
resters of corresponding dcCBs during a mid-
point fault on transmission line L13 without
SFCL.
current derivative and prevent the converters from blocking. The
amounts of absorbed energy by surge arresters of CB13 and CB31 are
8.2 and 2.5 MJ, respectively.
5.4.2 System With Superconducting Fault Current Limiter
The fault current analysis, verified by simulation, when the SFCL is
placed between each HCB and the dc bus terminal is presented in this
subsection. Figures 5.14(a)-(b), 5.16(a)-(b) and 5.18(a)-(b) depict CB13
and CB31 midpoint fault current waveforms for three line inductor
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Figure 5.12: The MMCs arm currents during an
endpoint fault on transmission line L13 without
SFCL.
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(b) Arm currents of MMC 3
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Figure 5.13: Absorbed energy in the surge ar-
resters of corresponding dcCBs during an end-
point fault on transmission line L13 without
SFCL.
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values and four maximum impedance values. CB13 and CB31 currents
in the system without SFCL and with a current limiting inductor of
100 mH is shown in thick green line with the legend of 0 Ω. The
presence of SFCL changes the current waveform.
The impact of nonlinear behavior of the SFCL on the fault current
before interruption can be seen from Figures 5.14(a) and (b). Two
aforementioned stages of the fault current can be noticed from the
mentioned figures. The initial rate of rise of current is higher than
the normal case due to the lower inductance of system. In the second
stage of the current waveform the SFCL is triggered and its impedance
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rises exponentially and may reduce the rate of rise of fault current and
its peak. For instance, for Lcb=40 mH and Rmax=60 Ω in Figure 5.14(a),
the peak of CB13 current can effectively be limited to less than 5 kA,
which is almost 15% less than the SFCL-less case. Figure 5.14 also
shows that by decreasing the value of line inductance value the fault
current peak substantially increases for the lower SFCL impedance
values.
In contrast, for higher impedance values even with lower current
limiting inductor values (for example, Rmax=60 Ω, Lcb=10 mH in
Figure 5.18) the currents of both CB13 and CB31 for the midpoint
fault are still limited. The absorbed energy in surge arresters of the
circuit breakers are also shown in Figures 5.14(c), 5.16(c) and 5.18(c).
The absorbed energy in the surge arresters is dramatically reduced.
The reduction in energy absorption is because of smaller current
limiting inductance and also lower fault current at the interruption
instant. Figures 5.15, 5.17 and 5.19 show the converter currents for
the midpoint line fault. For Rmax=30 and 40 Ω and Lcb=10 mH the
converter currents become closer to the self-blocking conditions.
Figures 5.20(a)-(b), 5.22(a)-(b) and 5.24(a)-(b) shows the circuit
breaker current for the endpoint fault. Considering the lowest current
limiting inductor value (Lcb=10 mH) from the Figures 5.24(a)-(b), the
maximum impedances more than 40 Ω allows effective fault current
limiting in both dcCBs. Note that the endpoint fault is very close to
CB13. Hence, due to lower line inductance between the circuit breaker
and the fault point, higher current peak can be seen in CB13. The
surge arrester energy waveforms are shown in Figures 5.20(c), 5.22(c)
and 5.24(c). The absorbed energy in the surge arresters is notably
decreased. It can also be seen from the Figures 5.21, 5.23 and 5.25 that
the converters are not blocked.
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Figure 5.14: Circuit breaker current and the
surge arrester absorbed energy for a midpoint
fault on transmission line L13 for Lcb = 40 mH.
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(c) The absorbed energy in the surge arresters
Figure 5.15: Converter dc side current for a mid-
point fault on transmission line L13 for Lcb = 40
mH.
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(a) dc side positive pole current of MMC 1
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Figure 5.16: Circuit breaker current and the
surge arrester absorbed energy for a midpoint
fault on transmission line L13 for Lcb = 20 mH.
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(a) The current in CB13
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(b) The current in CB31
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(c) The absorbed energy in the surge arresters
Figure 5.17: Converter dc side current for a mid-
point fault on transmission line L13 for Lcb = 20
mH.
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(a) dc side positive pole current of MMC 1
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Figure 5.18: Circuit breaker current and the
surge arrester absorbed energy for a midpoint
fault on transmission line L13 for Lcb = 10 mH.
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(a) The current in CB13
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(c) The absorbed energy in the surge arresters
Figure 5.19: Converter dc side current for a mid-
point fault on transmission line L13 for Lcb = 10
mH.
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(a) dc side positive pole current of MMC 1
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Figure 5.20: Circuit breaker current and the
surge arrester absorbed energy for an endpoint
fault on transmission line L13 for Lcb = 40 mH.
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(a) The current in CB13
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(b) The current in CB31
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(c) The absorbed energy in the surge arresters
Figure 5.21: Converter dc side current for an
endpoint fault on transmission line L13 for Lcb =
40 mH.
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(a) dc side positive pole current of MMC 1
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Figure 5.22: Circuit breaker current and the
surge arrester absorbed energy for an endpoint
fault on transmission line L13 for Lcb = 20 mH.
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(a) The current in CB13
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(c) The absorbed energy in the surge arresters
Figure 5.23: Converter dc side current for an
endpoint fault on transmission line L13 for Lcb =
20 mH.
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(a) dc side positive pole current of MMC 1
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Figure 5.24: Circuit breaker current and the
surge arrester absorbed energy for an endpoint
fault on transmission line L13 for Lcb = 10 mH.
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(c) The absorbed energy in the surge arresters
Figure 5.25: Converter dc side current for an
endpoint fault on transmission line L13 for Lcb =
10 mH.
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(a) dc side positive pole current of MMC 1
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5.5 Remarks on Application
The results from the case studies confirm that the SFCL can decrease
the fault current peak in presence of fast protection relays and the
hybrid circuit breakers. Although the SFCL decreases the requirement
for the current limiting inductor, it cannot eliminate the need for it.
Reducing the size of limiting inductors more than specific value
for a system may activate the converter self-protection system and
block the MMC’s IGBTs, which is not desirable. Additionally, the
line inductors are also needed to form the borders between different
protection zones in fast protection schemes for meshed dc grids. On
the other hand, to limit the fault current peak with the lower line
inductances, higher SFCL impedances are required. Therefore, the
optimized parameters of the circuit breaker can be selected due to the
trade-off between the current limiting inductor size and the maximum
impedance of the SFCL. Application of the SFCL in HCB can reduce
the energy rating of surge arresters, remarkably. The fault current
peak can also be limited by suitable SFCLs and decrease the current
ratings of the hybrid circuit breakers. The reduction in value of the
current limiting inductor does not violate the harmonic requirements
of system as the value of current smoothing reactors (10 mH) has not
been changed. Table 5.1 shows a comparison between the parameters
of systems with and without SFCL. Note that the data in Table 1 is
derived for LL=20 mH and Rmax=60 Ω. The improvement of each
parameter after applying the SFCL is also illustrated in percentage
and SAmn represents the surge arrester of CBmn.
Table 5.1: Comparative results according the
SFCL application. Parameter
Midpoint fault Endpoint fault
No FCL With FCL Imp.∗ No FCL With FCL Imp.∗
Total L (mH) 100 20 80% 100 20 80%
Tid, Relay13 (ms) 0.9 0.8 11% 0.6 0.5 16%
Tid, Relay31 (ms) 0.95 0.85 10% 2 1.52 24%
CB13 Current (kA) 5.78 5.09 12% 7.34 4.65 37%
CB31 Current (kA) 4.92 4.1 16% 4.92 4.13 16%
SA13 Energy (MJ) 6.2 0.35 94% 8.4 0.31 96%
SA31 Energy (MJ) 3.1 0.35 88% 2.5 0.47 81%
∗ Imp. :Improvement percentage
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5.6 Sensitivity Analysis
Impact of two parameters on the system performance are studied in
this subsection. Considering the results from previous section, the
maximum impedance and current limiting inductor values are set to
60 Ω and 20 mH, respectively.
5.6.1 Superconducting Fault Current Limiter Transition Time
Figure 5.26(a) and (b) shows CB13 and CB31 while the transition
time of SFCL varies between 0.5 and 3 ms. As it is expected the
faster SFCLs can limit the fault current better than the slower ones.
Increasing the transition time leads to higher peak in the fault current.
The surge arrester waveforms are depicted in Figure 5.2616(c). Due to
the higher current of slower SFCLs, the discharged energy in surge
arrester is higher in comparison to the system with faster SFCLs.
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(c) Absorbed energy in the surge arresters of corresponding circuit breakers
Figure 5.26: Circuit breakers current and ab-
sorbed energy waveforms for different transition
times of SFCL.
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5.6.2 Superconducting Fault Current Limiter Critical Current
The circuit breakers currents for different values of the critical current
of SFCL between 2 and 5 kA are shown in Figure 5.27(a) and (b).
Decreasing the critical current of the SFCL causes reduction in peak
of the fault current. Note that the lower critical currents of the SFCL
may influence the fast relaying scheme and prevent the relay from
fault discrimination. Hence, depending on the operation principles
of fast protective relays, specific limitations should be defined. On
the other hand, the protective relays can be adjusted considering the
lower critical current of the SFCLs. The absorbed energy waveforms
for different critical currents are shown in Figure 5.27(c). The lower
triggering currents lead to lower energy absorption in surge arresters.
Figure 5.27: Circuit breakers current and ab-
sorbed energy waveforms for different critical
currents of SFCL.
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5.7 Conclusion
The application of superconducting fault current limiters in the me-
shed HVdc grids considering the fast protection schemes is investi-
gated in this chapter. Due to the nonlinear impedance characteristic of
SFCL and depending on its transition time and also fault interruption
delay, the current may reach higher values than SFCL limiting current,
which is not desirable. Therefore, suitable SFCL have to be designed
in coordination with the rate of rise of current, fault identification
delay and steady-state fault current.
The system analysis implies that the successful fault current limit-
ing in presence of fast protective relaying schemes and fast dc circuit
breakers can be done when the maximum impedance of the SFCL is
high enough to limit the fault current below the normal interruption
current. Additionally, the transition time has to be shorter than fault
current interruption delay to avoid any unwanted current peak dur-
ing quenching process. In addition to reduction in fault current peak
after applying the SFCL, the size of the current limiting inductor can
also be decreased. The study shows that in spite of lower inductance
of system, the MMCs operates without self-blocking even during
the line endpoint faults. The lower fault current peak can reduce
the current requirements of the main breaker unit of the HCB. The
lower inductance and lower interrupted current values reduce the
stored energy of the system. The results of this study show significant
reduction in absorbed energy in the surge arresters of HCBs. Hence,
the size of circuit breaker surge arrester will be remarkably smaller
than the standard case. Moreover, due to the lower inductance of
system, the traveling wave based fast protective relaying schemes
identify the dc fault faster in presence of SFCL.
Impacts of transition time and critical current are also discussed
through the sensitivity analysis. It is confirmed that decreasing the
transition time of SFCL is always advantageous while the critical
current of the SFCL should not be reduced more than specific values
due to its influence on fast fault detection schemes. The results from
present research work highlights that, the SFCLs, which meet the tran-
sition time, critical current and maximum impedance requirements
can significantly improves the fast protection system performance,
independently of their technology.
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Only two things are infinite, the universe and human stupidity, and I’m
not sure about the former.
Albert Einstein, Theoretical physicist, 1879-1955.
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6.2. Operation Principles
6.3. Analysis
6.4. Simulation Results
6.5. Comparison
6.6. Conclusion
As discussed in chapter 2, the implementation cost of the HCBs
for MT-HVdc applications is expected to be high. The HCB requires
hundreds of semiconductor switches in its MB branch to tolerate
the system and transient recovery voltage [162,220], hence its im-
plementation cost is expected to be high. The number of required
semiconductor switches for protection of a dc bus with two adjacent
transmission lines would be comparable to that of an MMC station
[162,221].
Several dcCB topologies have been introduced in the literature (see
chapter 2) aiming to reduce the number of required components for
realization of HCB and decreasing its implementation cost.
This chapter proposes a novel multi-port dc current interrupter de-
vice benefiting from the HCB core concept [138]. The proposed dcCB
has n ports and can interrupt the current at each of its ports indepen-
dent of other ports and irrespective of current direction. Therefore, it
is called multi-port hybrid dc circuit breaker (Mp-HCB). The Mp-HCB
requires fewer switches in the MB and also in the load commutation
switch compared to the typical HCB. Furthermore, the size of surge
arresters for energy absorption can be significantly decreased.
The topology of proposed Mp-HCB is presented in section 6.1
and its operation principles are detailed in section 6.2. The theoretic
analysis is carried out in section 6.3. The performed analysis is
validated through a simulation study using a three-terminal grid
model in section 6.4. Moreover, the functionality of Mp-HCB is
examined through simulation study of a detailed four-terminal MT-
HVdc model with a state of the art protection scheme in section 6.4.
A comparison between the HCB and the Mp-HCB has been carried
out in section 6.5. Finally, the chapter is concluded in section 6.6.
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6.1 Multi-port Hybrid dc Circuit Breaker
6.1.1 Basic Representation
Figure 6.1: Basic block of Mp-HCB, (a) ON
(close) state, (b) OFF (open) state.
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The basic representation for a 3-port switch consists of three IGBTs
with antiparallel diodes is shown in Figure 6.1(a). Although several
states exist for the 3-port switch based on the states of IGBTs, only
a couple of them are utilized for developing the proposed Mp-HCB.
The first state of 3-port switch is the ON (close) state. In this state
all the IGBTs are turned on and the 3-port switch has no impact on
the current flow between the terminals (T1-T3). The second state of
3-port switch is the OFF (open) state and can be achieved by turning
off all the IGBTs. As shown in Figure 6.1(b), due to the arrangement
of D1-D3, all the terminals are disconnected from each other in open
state. The 3-port switch concept can be generalized to an n-port
switch.
6.1.2 Mp-HCB Topology
The topology of proposed Mp-HCB with n ports is depicted in Figure
6.2.
Figure 6.2: n-port hybrid dc circuit breaker
topology.
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The Mp-HCB is composed of an integrated main breaker (IMB), an
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integrated load commutation switch (ILSC), ultra-fast disconnectors
(UFDi), current limiting inductors (Lcbi ), surge arresters (SAi) and
disconnectors (DSi). Port n is assumed to be connected to a dc bus
and ports 1 to n− 1 are assumed to be connected to n− 1 adjacent
transmission lines. Figure 6.3(a) shows an n-terminal dc system
protected by the HCBs. As shown in the figure, the HCBs are placed
at ends of all transmission lines to achieve full protection selectivity.
Although the number of dcCBs might be reduced based on the grid
requirements, a fully protected grid is considered in this study [184].
Figure 6.3(b) depicts similar system when n− 1 HCBs at dc bus n
(Bn) are replaced by an n-port Mp-HCB. The SAs, UFDs and DSs are
similar to the typical ones used in the HCBs [138].
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Figure 6.3: Multi-terminal dc grid protected by
hybrid dc circuit breakers and the proposed
multi-port hybrid dc circuit breaker.
The Mp-HCB has two new integrated modules:
Integrated Main Breaker Unit (IMB)
As shown in Figure 6.2, the IMB unit consists of n MB subunits. The
MB subunits consist of series connected IGBTs. Contrary to the MB
unit of typical HCB, the MB subunits of Mp-HCB are not bidirectional
switches. The unidirectional MB subunits are integrated together to
form a multidirectional IMB unit. Similar to the n-port switch basic
representation, the IMB has two states (ON and OFF) depending on
the states of MB subunits.
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Integrated Load Commutation Switch (ILCS)
The ILCS consists of n LCS subunits. The ILCS is in the ON state
when all the LCS subunits are closed and is in the OFF state when
the LCS subunits are opened. The LCS subunit can be realized by one
IGBT or series connection of few IGBTs similar to the LCS of typical
HCB due to reduced voltage requirements [138].
6.2 Operation Principles
The Mp-HCB operation principles can be separated in three modes:
normal conduction, current interruption and reclosing.
6.2.1 Normal Conduction Mode
In the normal conduction mode, the ILCS together with the UFD1 to
UFDn−1 and DS1 to DSn are closed whereas the IMB is in the open
state. The equivalent circuit of Mp-HCB in this mode is similar to
Figure 6.4(a). Therefore, the power flow can be maintained between
the dc bus and adjacent lines irrespective of its direction.
6.2.2 Fault Current Interruption Mode
The Mp-HCB can receive n independent trip commands. Upon re-
ceiving a trip command from a line or bus protection relay, the corre-
sponding port(s) of Mp-HCB must interrupt(s) its(their) current(s).
6.2.3 Fault on Adjacent Transmission Line i (Port i)
Line i is connected to port i of the Mp-HCB where i = 1, 2, ..., n− 1.
Hence, to clear a permanent fault on line i, port i of the Mp-HCB
should trip. It is assumed that the fault incepts at t = 0 s and the trip
command for port i is received at time t = tax. Figure 6.4(a) depicts
the equivalent circuit of Mp-HCB for 0 < t ≤ tax. The fault current
flows through the ILCS during this time period. Upon receiving the
trip command, the IMB is closed and then the ILCS is opened in order
to commutate the currents into the IMB. Due to the fast turn-on and
turn-off of IGBTs, the current commutation time is expected to be
in the range of few tens of micro-seconds [139]. The rate of rise of
current would slightly be reduced after current commutation is done
due to the larger number of IGBTs in the IMB and its higher stray
inductance compared to the ILCS. However, the variation is negligible
and has no remarkable impact on the fault current. In order to ease
the explanation of Mp-HCB operation, the current commutation is
assumed to be done instantaneously.
After completion of the current commutation at tax, UFDi should be
opened. During UFDi operation delay, the fault current flows through
the MB subunits. Figure 6.4(b) shows the equivalent circuit for this
stage. UFDi operation is assumed to be accomplished at time t′ax
and thereafter the ILCS should be closed. This stage of the Mp-HCB
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Figure 6.4: Operation stages of multi-port hy-
brid dc circuit breaker.
operation is depicted in Figure 6.4(c). When the ILCS is closed in
this stage, some of the MB subunits share their current with some
of the LCS subunits. This stage is named as current sharing stage.
Although the ILCS is closed, the current cannot flow through LCSi
192 multi-port hybrid dc circuit breaker
Figure 6.5: Line and bus faults isolation process.
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into the port i due to the open state of UFDi. Nevertheless, the fault
current can still flow into the faulty line via MBi. Considering a fast
fault current interruption strategy, after closing the ILCS, the IMB
unit should be opened to interrupt the fault current. After opening
the IMB at t = tbr, the currents of healthy lines can flow though the
corresponding LCS subunits whereas the fault current is commutated
into the surge arresters in the IMB unit as shown in Figure 6.4(d).
Finally, the released energy is absorbed in SA1 to SAn by t = te.
Note that due to the antiparallel diodes of MBi the current cannot
be redirected into SAi. To provide electrical isolation DSi can be
opened. Figure 6.5 illustrates the line fault isolation process and
related timings.
6.2.4 Fault at dc Bus (port n)
Upon detection of a permanent dc bus fault, all adjacent lines must be
isolated from the dc bus. Therefore, after receiving dc bus fault trip
command the IMB should be closed and the ILCS should be opened
to commutate the current into the IMB (at t = tax). Following the
current commutation completion, UFD1 to UFDn−1 can be opened.
Finally, the IMB should be opened (at t = tbr) and the currents will
be redirected into the SAs. The electrical isolation can be provided by
opening DSn. The sequential bus fault interruption process is shown
in Figure 6.5.
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6.2.5 Recloser Mode
The reclosing mode might be required before completely opening of
the Mp-HCB. The Mp-HCB can be reclosed by reclosing the IMB after
opening the UFDi. The equivalent circuits of reclosing mode are equal
to Figure 6.4(c) and (d). Finally, in case of a non-permanent fault,
the UFDi can again be closed and the Mp-HCB shifts to its normal
conduction state by closing the ILCS and opening the IMB.
6.3 Analysis
The internal operation of Mp-HCB is analyzed through the simplified
model of dc system depicted in Figure 6.3. The analyzed network is
an n-terminal grid where dc buses B1 to Bn−1 are connected through
n− 1 transmission lines to dc bus Bn. It is clear that the Mp-HCB
operation does not depend on the grid topology. Although more
complex networks could have been considered, it was found to be
unnecessary considering the scope of chapter. In order to compare the
proposed approach with the typical HCB, similar analysis has been
carried out for the system based on the typical HCBs. To perform the
analysis, the following aspects are considered:
• Simple (RL-equivalent) model of the transmission line is used in
order to clarify the internal operation of the Mp-HCB and avoid
variation in rate of rise of fault current.
• Detailed models of HCB [139] and Mp-HCB are used and the
current limiting inductor is considered as a part of dcCB.
• The permanent dc fault and prompt fault interruption strategy are
considered [184].
• Voltage at dc buses are assumed to be constant during the dcCB
operation time [222].
• Transmission line and dc bus short circuit faults are modeled by
a voltage source, whose value is equal to the system steady-state
voltage value in normal conduction and it changes to 0 V as soon
as a fault happens.
6.3.1 Transmission Line Fault F1 and Mp-HCB
The equivalent circuit is depicted in Figure 6.6. A low impedance
(R f ault ≈ 0 Ω) pole-to-ground fault occurs on line n− 1 at point F1
at t = 0 s. The voltage at fault location (vF1) becomes zero after fault
occurs. The following equations can be given considering the initial
conditions and assumptions:
vF1 (0) = Vdc,
vF1
(
0+
)
= 0,
vj (t) = Vdc; 0 < t ≤ tbr, j = 1, ..., n,
icb,j (0) = Ipre,j; j = 1, ..., n.
(6.1)
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Figure 6.6: Equivalent circuit of test system in
presence of Mp-HCB.
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In (6.1) vF1(t), vj(t) and Ipre,j represent the voltage at fault location,
dc bus Bj voltage and pre-fault current in port j of the Mp-HCB. tbr
represents the current interruption instant. The current at port j can
be given as follows for j = 1, ..., n− 2, n:
icb,j (t) =

iax,j (t) , 0 < t ≤ tax
imb,j (t) , tax < t ≤ t′ax
imb,j (t) + iax,j (t) , t′ax < t ≤ tbr
iSA,j (t) + iax,j (t) , tbr < t ≤ te
, (6.2)
and for j = n− 1:
icb,j (t) =

iax,j (t) , 0 < t ≤ tax
imb,j (t) , tax < t ≤ t′ax
imb,j (t) , t′ax < t ≤ tbr
imb,j (t) , tbr < t ≤ te
, (6.3)
We replace the sum of line jn inductance (LLjn), faulty line correspond-
ing port current limiting inductor value (Lcbnj), the remote end HCB
limiting inductor (Lcbjn) and the remote dc bus filter inductor (Ljj) by
L′nj:
L′nj = Lcbnj + L
L
jn + L
cb
jn + Ljj f or j = 1, ..., n,
L′nn = Lnn + Lcbnn.
(6.4)
Therefore, the following equation can be given for t = 0+ when the
transmission line resistance is neglected:
Vdc =
(
(L′n1 ‖ L′n2 ‖ ... ‖ L′n(n−2) ‖ L′nn)+
Lcbn(n−1) + L
f
n(n−1)
)dicb,n−1(0+)
dt
,
(6.5)
where L fn(n−1) represents the inductance between port n− 1 and the
fault location. Hence, the rate of rise of current at port n− 1, which is
equal to that of fault current can be given by:
dicb,n−1(0+)
dt =
Vdc
(
1
L′nn
+
n−2
∑
j=1
1
L′nj
)
1+
(
Lcbn(n−1)+L
f
n(n−1)
)(
1
L′nn
+
n−2
∑
j=1
1
L′nj
)
(6.6)
The current derivative at the other ports of Mp-HCB for i = 1, ..., n−
2, n can be given as:
dicb,i(0+)
dt =
−Vdc
L′ni
(
1+
(
Lcbn(n−1)+L
f
n(n−1)
)(
1
L′nn
+
n−2
∑
j=1
1
L′nj
))
(6.7)
The current in MB and LCS subunits can be obtained using (6.2), (6.3),
(6.6) and (6.7). The maximum current at interruption instant set the
current requirements of subunits.
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Main Breaker (MB) Subunits
The IMB is in ON state when tax < t < tbr. Therefore, the current in
MB subunits can be evaluated considering two time periods including
tax < t < t′ax and t′ax < t < tbr.
(6.2) and (6.3) illustrate that the current in MB subunits is equal
to the current in the corresponding port for tax < t < t′ax. Assuming
instantaneous current commutation at t = tax and using (6.6) and
(6.7), the current in MB subunits for i = 1, ..., n− 2, n can be given as:
imb,i (t) = Ipre,i +
sgn(i−n+1)Vdct
L′nn
[
1+
(
Lcbn(n−1)+L
f
n(n−1)
)(
1
L′nn
+
n−2
∑
j=1
1
L′nj
)]
(6.8)
and for i = n− 1:
imb,i (t) = Ipre,i +
Vdc
(
1
L′nn
+
n−2
∑
j=1
1
L′nj
)
t
1+
(
Lcbn(n−1)+L
f
n(n−1)
)(
1
L′nn
+
n−2
∑
j=1
1
L′nj
) (6.9)
In addition to the MB subunits, LCS1-LCSn−2 and LCSn conduct
when t′ax < t < tbr. LCSn−1 cannot conduct the current since DSn−1
is in open position. Figure 6.4(c) shows the equivalent circuit of the
Mp-HCB for this time period. The MBs have several IGBTs in series
whereas the LCSs have only few IGBTs. The on-state voltage drop on
an MB can be hundred times larger than the on-state voltage drop
of LCS. Hence, the voltage drop on LCSs can be neglected against
that of MB subunits. Therefore, the following equation can be given
considering Figure 6.4(c):
v′1 ≈ v′2 ≈ ... ≈ v′n−2 ≈ v′n, t′ax < t ≤ tbr (6.10)
v′1 - v
′
n are illustrated in Figure 6.4(c). Based on (6.10), MB1, MB2,
..., MBn−2 and MBn can be considered as parallel branches during
the mentioned time period and their currents will be almost equal.
The current in MBj for t′ax < t < tbr can be given by: Therefore, the
current in the mentioned MB subunits can be given by:
imb,j (t) =
imb,n−1 (t)
n− 1 , j = 1, 2, ..., n− 2, n (6.11)
The current in MBn−1 is equal to the current in its corresponding
port and hold the same equation as (6.9).
Load Commutation Switch (LCS) Subunits
As was explained, the ILCS conducts the current in two periods of
time. In the first stage (when 0 < t < tax), the current in LCSj holds
the same equations as (6.8) and (6.9) and its maximum happens at
t = tax. Considering (6.2) and Figure 6.4(c), the current in the LCS
subunits for t′ax < t < tbr can be given as follows:
iax,j (t) = icb,j (t)− imb,j (t) , j = 1, 2, ..., n− 2, n (6.12)
The second maximum of current in the LCS subunits occurs at time
tbr, which can be obtained by evaluating (6.12) at t = tbr.
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Surge Arresters (SA)
Surge arresters have a non-linear current characteristic. Only for com-
parison purposes, SA’s parameters are approximated by assuming
its voltage to be constant until its current falls to zero for both pro-
posed and typical schemes. Figure 3.5 in chapter 3 shows the voltage
and current approximation method used for the SAs. It is assumed
that the SA current reaches its maximum instantaneously and then
decreases linearly. This method is used to identify the maximum
possible energy absorption in the surge arresters. Neglecting the
practical mismatch between V − I characteristics of surge arresters,
the current can be given as:
∣∣iSA,j∣∣ = ∣∣∣∣ imb,n−1n− 1
∣∣∣∣ , j = 1, 2, ..., n− 2, n
|iSA,n−1| = 0,
(6.13)
The current in SAn−1 is zero due to conduction of antiparallel diodes
of MBn−1. Considering (6.10) it can be assumed that SA1, SA2, âA˘e˛,
SAn−2 and SAn operate in parallel connection. The rated voltage
of each surge arrester is assumed to be equal to Vr. The transient
interruption voltage across MB1 to MBn−2 and MBn can be given by:
TIV = Vdc +
 1
1
L′nn
+
n−2
∑
j=1
1
L′nj
+ Lcbn(n−1) + L
f
n(n−1)
 Imb,n−1maxte−tbr
(6.14)
The current in SA reaches zero when its voltage falls below its refer-
ence voltage. The range of te − tbr can be given as:
(te − tbr) ≤
 1
1
L′nn
+
n−2
∑
j=1
1
L′nj
+ Lcbn(n−1) + L
f
n(n−1)
 Imb,n−1maxVr−Vdc ,
(6.15)
where, Vr represents the rated voltage of surge arrester. The maximum
total absorbed energy in all the surge arresters holds:
ESA,T =
∫ te
tbr
Vr · icb,n−1 (t) dt (6.16)
Consequently, the maximum absorbed energy in SAj can be given as:
ESA,j =
Vr Icb,n−1max (te − tbr)
2 (n− 1) ; j = 1, ..., n− 2, n,
ESA,j = 0; j = n− 1.
(6.17)
6.3.2 dc Bus Fault F2 and Mp-HCB
As shown in Figure 6.6, a low impedance pole-to-ground fault (R f ault ≈
0 Ω) occurs at dc bus n at time 0 s. The initial conditions and study
assumptions are similar to (6.1) and also similar approach to subsec-
tion 6.3.1 is used for analysis. The current at port j for various time
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periods can be given by:
icb,j (t) =

iax,j (t) , 0 < t ≤ tax
imb,j (t) , tax < t ≤ tbr
iSA,j (t) , tbr < t ≤ te
(6.18)
Using similar approach to section 6.3.1. the rate of rise of current at
ports of Mp-HCB can be given as follows:
dicb,n (0+)
dx
= Vdc
n−1
∑
j=1
1
L′nj
; i = n,
∣∣∣∣dicb,i (0+)dx
∣∣∣∣ = VdcL′ni ; i = 1, 2, ..., n− 1.
(6.19)
Main Breaker (MB) Subunits
The currents of MB subunits during tax < t ≤ tbr can be given as:
imb,i (t) =

Ipre,i − VdcL′nj t; i = 1, 2, ..., n− 1
Ipre,i −Vdc
n−1
∑
j=1
1
L′nj
t; i = n
(6.20)
The maximum current in MBj (I
mb,j
max ) is reached at t = tbr.
Load Commutation Switch (LCS) Subunits
Despite the line fault scenario, the current in LCS subunits has one
maximum at t = tax and can be given as:
Iax,imax (t) =

Ipre,i − VdcL′nj tax; i = 1, 2, ..., n− 1
Ipre,i −Vdc
n−1
∑
j=1
1
L′nj
tax; i = n
(6.21)
Surge Arresters (SA)
The SA current can be given as:∣∣iSA,j∣∣ = ∣∣∣∣ imb,nn− 1
∣∣∣∣ , j = 1, 2, ..., n− 2, n− 1
|iSA,n| = 0.
(6.22)
Depending on the length of adjacent lines, the absorbed energy in the
surge arresters of the Mp-HCB and also the energy absorption time
(te,j − tbr) can be different for each surge arrester. The range of energy
absorption time can be given as:
te,j − tbr ≤
L′nj I
cb,i
max
Vr −Vdc , j = 1, 2, ..., n− 1 (6.23)
where te,j is the time when the current in SAj becomes zero. Due
to conduction of antiparallel diode Dn, the current in SAn remains
zero and consequently the absorbed energy in SAn is also zero. The
maximum absorbed energy in SAj can be given by:
ESA,j =
Vr I
mb,j
max
(
te,j − tbr
)
2
, j = 1, 2, ..., n− 1 (6.24)
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6.3.3 Transmission Line Fault and HCB
As shown in Figure 6.6, the Mp-HCB can be replaced by n− 1 HCBs
at Bn. A detailed schematic of the HCB is illustrated in the figure.
Similar fault analysis to subsections 6.3.1 and 6.3.2 have been carried
out. For sake of brevity, only the most relevant equations are included
in this section.
Load Commutation Switch (LCS) Subunits
The LCS current in CBn(n−1) reaches its maximum at t = tax whereas
the current in LCS unit of CBni reaches its maximum at t = tbr. The
maximum current in LCS unit of CBni for n = 1, 2, ..., n− 2, n can be
given by:
Iax,imax (t) = Ipre,i +
sgn(i−n+1)Vdctbr
1+
(
Lcbn(n−1)+L
f
n(n−1)
)(
1
L′nn
+
n−2
∑
j=1
1
L′nj
)
(6.25)
and for i = n− 1:
Iax,imax (t) = Ipre,i −
Vdc
(
1
L′nn
+
n−2
∑
j=1
1
L′nj
)
tax
1+
(
Lcbn(n−1)+L
f
n(n−1)
)(
1
L′nn
+
n−2
∑
j=1
1
L′nj
)
(6.26)
Main Breaker (MB) Subunits
It is assumed that only the MB unit of corresponding HCB of the faulty
line is activated. Therefore, the current in MB units of other HCBs
remain zero. The current in MB unit of CBn(n−1) for tax < t ≤ tbr can
be given as:
imb,n−1 (t) = Ipre,n−1 −
Vdc
(
1
L′nn
+
n−2
∑
j=1
1
L′nj
)
t
1+
(
Lcbn(n−1)+L
f
n(n−1)
)(
1
L′nn
+
n−2
∑
j=1
1
L′nj
)
(6.27)
The maximum current in the MB unit in CBn(n−1) (I
mb,n(n−1)
max ) is
reached at time tbr.
Surge Arresters (SA)
The currents in surge arresters of all the HCBs are zero except the
faulty line HCB (SAn(n−1)). The absorbed energy in the surge arrester
can be given by:
ESA,n(n−1) =
Vr I
mb,n(n−1)
max
(
te,j − tbr
)
2
(6.28)
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6.3.4 dc Bus Fault and HCB
Load Commutation Switch (LCS) Subunits
During the bus fault, all the adjacent HCBs of the faulty dc bus are
activated. The maximum current in the LCS unit of all adjacent HCBs
(Iax,nimax ) can be given as:
Iax,nimax = Ipre,ni −
Vdc
L′ni
t; i = 1, 2, ..., n− 1 (6.29)
Main Breaker (MB) Subunits
The currents of MB units for 0 < t ≤ tbr can be given as:
imb,ni(t) = Ipre,ni − VdcL′ni
t; i = 1, 2, ..., n− 1 (6.30)
The maximum current in the MB unit (Imb,nimax ) is reached at t = tbr.
Surge Arresters (SA)
The absorbed energy in SAnj can be given by (6.31).
ESA,j = Vr I
mb,j
max
(
te,j − tbr
)
, j = 1, 2, ..., n− 1 (6.31)
6.4 Simulation Results
In this section the results of simulation for line and dc bus faults in
a simplified model of a three-terminal grid and a detailed model of
four-terminal grid are presented. The simulations are carried out
using PSCAD.
6.4.1 Three-terminal Grid
The three-terminal grid model is shown in Figure 6.7. Two HCBs (CB31
and CB32) at bus 3 are replaced by a 3-port Mp-HCB. The parameters
of test system and also the internal parameters of both dcCBs are
illustrated in Table 6.1 and 6.2, respectively. The transmission lines
are protected by overcurrent protection scheme. The line fault trip
command is sent to the corresponding dcCBs when the line current
exceeds 2.8 kA. The dc buses of grid are protected by differential
protection scheme. In this scheme, when the sum of incoming and
outgoing currents at a dc bus becomes non-zero, the dc bus trip signal
is activated. The dc bus fault measurement and identification delay is
also considered and set to 1 ms.
6.4. simulation results 201
B3
L 33
L 22
L 11
CB33
CB32 CB23
CB31
CB13
CB22
CB11
C
VSC 2
dc
C
VSC 1
dc
C
VSC 3
dc
B2
B1
Line 32
B3
CB33
(2)
(1)
(3)
Mp-HCB
L 33
Icb,2
Icb,1
I32
I31
Figure 6.7: Mp-HCB and HCBs in the thee-
terminal test grid.
Converter terminal parameters
Parameter VSC 1 VSC 2 VSC 3
Rated power [MVA] 300 150 150
dc bus capacitor [µF] 1000 1000 1000
dc bus voltage [kV] 320 320 320
Bus,filter reactor [mH] 10 10 10
Cable parameters
Parameter Line 32 Line 13
Length,[km] 200 150
Resistance,[Ω/km] 0.001 0.001
Inductance,[mH/km] 2 2
Table 6.1: Three-terminal HVdc system parame-
ters.
Parameter HCB Mp-HCB
t′ax − tax - 2.25 ms
tbr − t′ax - 150 Ât¸s
tbr − tax 2.25 ms 2.4 ms
Vr (Surge arrester) 460 kV 460 kV
Limiting Inductor 50 mH 50 mH
Table 6.2: Mp-HCB and HCB simulation model
parameters.
Transmission line Fault
A low impedance pole-to-ground fault (100 mΩ) is placed at the
middle of line 32 at time 0 s. In HCB based protection CB32 and CB23
and in case of Mp-HCB based protection CB32 and port 2 of Mp-HCB
should trip. Figure 6.8 and 6.9 show the waveforms for Mp-HCB and
HCBs, respectively.
The important numerical values obtained from simulation and
analysis are also illustrated in Table 6.3. Comparing Figure 6.8(a)
and Figure 6.9(a) confirms that the behavior of typical and proposed
dcCBs from grid point of view are similar. Slight difference (25 A)
in the interrupted currents of HCB and Mp-HCB is observed due to
the additional time, which is considered in the modeling of current
sharing stage in Mp-HCB. Figure 6.8(b)-(d) depict the current in the
subunits of Mp-HCB.
As can be seen in Figure 6.9(b) and (c) CB31 has no internal oper-
ation whereas the fault current is commutated into the MB unit in
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Figure 6.8: Mp-HCB during line fault at line 32
of three-terminal grid.
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CB32. Figure 6.8(b) and Figure 6.9(b) show that the trip command
is received by the corresponding dcCBs at tax = 1.7 ms and then
the current is commutated into the corresponding (I)MB unit. Table
6.3 illustrates that the simulation results are in agreement with the
analysis in section 6.3.
It can be seen in Figure 6.8(f) and Figure 6.9(e), the absorbed energy
in the surge arrester of HCB is almost equal to twice the absorbed
energy in each surge arrester of Mp-HCB.
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Figure 6.9: HCBs during line fault at line 32 of
three-terminal grid.
Parameters
Mp-HCB (HCB)
Mp-HCB HCB
Analysis Simulation Analysis Simulation
Iax,2max1(I
ax,2
max)[kA] 3.198 3.190 3.198 3.190
Imb,2max (I
mb,2
max )[kA] 6.84 6.83 6.82 6.81
ESA,2(ESA,32)[MJ] 0 10−7 14.844 14.340
ESA,1(ESA,31)[MJ] 7.422 7.315 0 0
ESA,3[MJ] 7.422 7.333 - -
Table 6.3: Mp-HCB and HCB parameters during
line fault.
dc Bus Fault
A low impedance pole-to-ground fault (100 mΩ) is placed at bus B3.
The differential protection relay activates the trip signal at almost
t = 1 ms. In HCB based protection CB33, CB31 and CB32 and in
Mp-HCB based protection CB33 and all the ports of Mp-HCB should
trip. Figure 6.10 and 6.11 depicts the waveforms of Mp-HCB and
HCBs, respectively. It can be seen in Figure 6.10(b)-(d) that the fault
current is commutated into MB subunit for all ports. In contrary with
MB1 and MB2, the current in MB3 does not redirected to the surge
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Figure 6.10: Mp-HCB during bus fault at bus 3
of three-terminal grid.
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arrester due to the explained reason in section 6.3.
The most relevant numerical values obtained from analysis and
simulation are illustrated in Table 6.4. The obtained approximated
values from analysis are close to the values obtained from simulation
of simplified model. The maximum current in MB31 and MB1 and
also in MB32 and MB2 are equal. Moreover, the maximum current in
LCS31 and LCS1 and also in LCS32 and LCS2 are equal. The current
in MB3 of Mp-HCB reaches 6.62 kA, which is higher than the currents
of other subunits. However, this does not necessarily mean that the
antiparallel diodes of MB3 should be rated for higher current than
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Figure 6.11: HCB during bus fault at bus 3 of
three-terminal grid.
Parameters
Mp-HCB (HCB)
Mp-HCB HCB
Analysis Simulation Analysis Simulation
Iax,1max(I
ax,31
max ) [kA] -0.76 -0.78 -0.76 -0.78
Iax,2max(I
ax,32
max ) [kA] -0.56 -0.54 -0.56 -0.54
Iax,3max (-) [kA] -1.32 -1.35 - -
Imb,1max (I
mb,31
max ) [kA] -3.64 -3.62 -3.64 -3.62
Imb,2max (I
mb,32
max ) [kA] -2.97 -2.96 -2.97 -2.96
Imb,3max (-) [kA] -6.62 -6.59 - -
ESA,1(ESA,31) [MJ] 5.661 5.478 5.661 5.472
ESA,2(ESA,32) [MJ] 4.492 4.415 4.492 4.411
ESA,3(−) [MJ] 0 2× 10−6 - -
Table 6.4: Mp-HCB and HCB parameters during
bus fault.
the antiparallel diodes of MB1 and MB2. In fact, MB1 and MB2 may
be required to carry higher currents during a line fault and should be
rated for that. Figure 6.10(e) and 6.11(d) illustrate that equal amount
of absorbed energy in SA1 and SA31 and also in SA2 and SA32.
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Power Flow
The currents flowing from the dc bus and the transmission lines in
presence of the Mp-HCB are depicted in Figure 6.12. Figure 6.12(a)
and (b) depict the currents for dc bus B3 and line 32 fault scenarios,
respectively. Moreover, Figure 6.13 illustrates the currents flowing
from the dc bus and the transmission lines in presence of the HCBs.
Figure 6.13(a) and (b) depict the currents for dc bus B3 and line 32
fault scenarios, respectively. In all scenarios, the fault happens at time
t = 0 s. The behavior of Mp-HCB has been found out to be similar to
the typical scheme during normal operation and fault condition from
the grid point of view. Figure 6.12 shows that the Mp-HCB can clear
a single line fault without tripping all its ports.
Figure 6.12: Transmission lines and dc bus cur-
rents in Mp-HCB based scheme during fault at:
a) dc bus B3, b) line 32.
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Figure 6.13: Transmission lines and dc bus cur-
rents in HCB based scheme during fault at: a)
dc bus B3, b) line 32.
0 0.5 1 1.5 2
−2
−1
0
1
2
I (
kA
)
 
 
i
31
i
32
i
33
0 0.5 1 1.5 2
−2
0
2
4
6
Time(s)
I (
kA
)
 
 
i
31
i
32
i
33
(a)
(b)
6.4.2 Four-terminal Grid
The functionality of Mp-HCB is examined through the detailed model
of four-terminal meshed HVdc grid explained in chapter A. The
system configuration with typical HCBs and MP-HCBs is shown
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in Figure 6.14. A state of art protection scheme [214] explained in
chapter B is utilized to protect the multi-terminal grid against the line
and dc bus faults.
The internal timing of HCB and Mp-HCB actions are provided in
Table 6.2, whereas the value of rated voltage of surge arresters are
set to 480 kV and the current limiting inductors of both HCB and
Mp-HCB are set to 50 mH.
Transmission Line Fault
A low impedance pole-to-pole fault (100 mΩ) is placed at the middle
of line 13 at t = 0 s. The trip command is generated by the protective
relay at t = 1.1 ms. Figure 6.15(a) shows the current in corresponding
HCB (CB31) and port 2 of Mp-HCB.
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Figure 6.14: Four-terminal dc grid model.
Similar to the simplified model, the current in Mp-HCB reaches
slightly higher value (30 A) due to the additional internal operation
stage. The absorbed energy in both types of dcCBs are depicted
in Figure 6.15(b). The absorbed energy in each surge arrester is in
accordance with the analysis and aforementioned results.
dc Bus Fault
A low impedance pole-to-pole fault (100 mΩ) is placed at bus B3 of
the test grid. The protection relay activates the trip signal at t = 0.4
ms. The current in adjacent dcCBs of B3 are shown in Figure 6.16(a)
and (b). As it is expected the current waveforms of both dcCBs are
almost the same. Slight difference is due to additional time period of
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Figure 6.15: Mp-HCB and HCBs during fault on
line 31 in the four-terminal grid.
current sharing stage in Mp-HCB. Therefore, it can be seen in Figure
6.16(c) and (d) that the surge arrestors in Mp-HCB are required to
absorb higher amount of energy as compared to the HCBs. However,
the amount of absorbed energy is not higher than the amount of
absorbed energy in HCBs during the line fault (Figure 6.15(b)).
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Figure 6.16: Mp-HCB and HCBs during fault at
bus 3 in the four-terminal grid.
6.5 Comparison
The proposed Mp-HCB is compared to the typical HCB in this section.
As seen in Figure 6.3(a), to protect a dc bus with n − 1 adjacent
lines and one converter station with an asymmetric monopole HVdc
configuration, n HCBs are required. The number of HCBs can be
doubled in symmetric monopole and bipole configurations. Although
the comparison study is done for asymmetric monopole configuration,
it is valid for other mentioned configurations. As shown in Figure
6.3(b), the HCBs can be replaced by an n-port Mp-HCB. The converter
station HCB (CBnn) will not be removed. Therefore, the requirements
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of CBnn in both cases are equal and will not be compared and included
in calculations.
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Figure 6.17: Number of IGBTs versus the num-
ber of adjacent lines (a) MB (b) LCS.
Table 6.5 compares different aspects of both the proposed and
typical devices assuming t′ax ≈ tbr.
dc bus protection requirement with n− 1 adjacent line
Parameter
Asymmetric
Monopole
Symmetric
Monopole
Bipole
Mp-HCB 1 2 2
HCB n− 1 2(n− 1) 2(n− 1)
Internal parameters comparison (For dc bus with n− 1 adjacent line)
Parameter HCB Mp-HCB
Number of UFDs n− 1 n− 1
Number of limiting ind. n− 1 n− 1
Number of surge arresters n− 1 n
Surge arresters energy E En
Surge arresters voltage Vr Vr
Number of IGBTs in LCS 2(n− 1) n
Number of IGBTs in MB (n−1)VrVCES
nVr
VCES
Table 6.5: Mp-HCB and HCB parameters com-
parison.
6.5.1 Load Commutation Switches
The maximum current in LCS unit of HCBnj is equal to the first maxi-
mum current in LCSj in Mp-HCB for line fault scenario. Depending
on the grid topology, the second maximum current in LCS units of
Mp-HCB might be greater as compared to the typical HCB. During the
dc bus fault condition the current in LCS1 to LCSn−1 of Mp-HCB are
equal to the current in LCS units of HCBn1 to HCBn(n−1). The current
in LCSn is equal to sum of currents in LCS1 to LCSn−1 of Mp-HCB and
therefore is higher than the currents in other subunits. Note that the
current in LCSn flows through the antiparallel diode Dn during the
bus fault. However, considering the most severe power flow scenario
in normal condition where the current flowing through LCSn can be
equal to the sum of currents flowing though LCS1-LCSn−1, LCSn may
require additional parallel branches. In the worst case, the number
of parallel branches in LCSn can be equal to the number of adjacent
transmission lines when similar IGBTs are used for realization of all
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LCS subunits. Hence, the current rating of the IGBTs are equal. Fig.
6.17(a) shows the total number of required IGBTs for LCS units of
HCB and Mp-HCB for protecting a dc bus with n− 1 adjacent lines.
The figure is plotted using Table 6.5 and assuming Vovp=460 kV and
VCES=4.5 kV. VCES represents the collector-emitter voltage of IGBTs.
It can be seen that in the worst case, the number of required IGBTs in
LCS units of Mp-HCB based protection and the HCB based protection
are identical.
6.5.2 Main Breaker Units
During the line fault the current in corresponding MB (sub)units of
the Mp-HCB and HCB are equal. Similar to the previous subsection,
the antiparallel diodes of subunit n of IMB in Mp-HCB may need to
be able to carry higher current as compared to the other (sub)units
depending on the fault identification time and the grid topology. The
number of IGBTs are compared in Table 6.5. Figure 6.17(b) depicts the
total number of IGBTs in MB (sub)units versus the number of adjacent
lines. Figure 6.17(b) shows that the Mp-HCB requires significantly
fewer IGBTs, especially when the number of adjacent lines increases.
6.5.3 Surge Arresters
Reference Voltage
The rated voltage for the surge arrester of the HCB would lie in range
of 1.4Vdc − 1.5Vdc [138,162]. The rated voltage of surge arresters of
Mp-HCB are also assumed to lie in the same range.
Discharge Current
(6.13) illustrates that the maximum discharge current in the surge
arresters of the CFCCB in line fault scenario is smaller than the
value of fault current at the interruption instance by a factor of n− 1.
However, the maximum discharge current in the surge arrester in
typical HCB is almost equal to the interrupted current.
Energy
In HCB based protection and during the line fault, only the faulty
line dcCB interrupts the current and its surge arrester absorbs the
energy. When using the Mp-HCB the faulted line corresponding
surge arrester does not absorb the energy and the energy absorption
is shared between n− 1 surge arresters. Using (6.17) and (6.28) the
ratio of total absorbed energy in both dcCBs can be given as:
EMp−HCBSA,T
EHCBSA,T
=
1
n− 1 , (6.32)
where EMp−HCBSA,T and E
HCB
SA,T represents the total absorbed energy in
the surge arresters of Mp-HCB and HCB, respectively. (6.32) implies
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that the energy rating of surge arresters in Mp-HCB is at least 50%
smaller than that of HCB. The Mp-HCB performance during the dc
bus fault was found to be similar to the HCB. Therefore, equal amount
of energy is absorbed in the surge arresters of both devices.
6.5.4 Ultra-Fast Disconnector
Each HCB has an ultra-fast disconnector (UFD). As shown in Figure
6.2, the n-port Mp-HCB has n − 1 UFDs. Therefore, there is no
difference in number of required UFD units for both typical and
proposed schemes.
6.5.5 Current Limiting Inductors
The number of current limiting inductors in both schemes are iden-
tical. Also, the inductances of current limiting inductors for the
proposed and typical devices are equal.
6.5.6 Multiple Fault Handling
The average failure rate for all types of submarine power cables
are 0.1114 faults/100 km/year [223] and it has been reducing since
most new cables being buried to a depth of at least 0.5 m and have
better route design. Considering that, the future MT-HVdc grid is
expected to connect large wind farms and the cables will not be buried
physically close together, the probability of faults in different cables
are independent. Therefore, using the fault occurrence probability
in single cable the multiple fault probability can be obtained by
multiplication of single fault probabilities. For instance, the average
failure rate for 2 cables at the same time for all types of submarine
power cables can be obtained as 0.0124 faults/100 km/year. This
means the average time for having faults on two cables simultaneously
in 100 km is almost 80 years. This time range is even longer than
the lifetime of offshore systems. Therefore, due to the proposed
application for Mp-HCB, the multiple fault occurrence has not been
considered in design of Mp-HCB.
However, in case that the proposed Mp-HCB is needed to be
designed for systems with considerable multiple faults occurrence
probability, the MB subunits may be required to be rated for higher
currents depending on the number of ports (adjacent lines). The
worst case happens when the system has two adjacent lines (3-port
Mp-HCB). In this case, when two faults simultaneously happen, MBn
is required to carry sum of the fault currents. However, when the
system has larger number of adjacent lines, when two faults happen,
MBn will carry only a portion of sum of fault currents as other healthy
MB subunits will also carry some portion of sum of the fault currents.
For instance, assume a system with 5 adjacent lines (6-port Mp-HCB).
If two faults happen on adjacent lines connected to ports 1 and 2, the
sum of fault currents will be shared between MB3, MB4, MB5 and MB6.
Therefore, an increase in the rating of MB subunits is expected. Note
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that the requirement for increase in the ratings of MB subunits will
be decreased as the number of adjacent lines are increased. Moreover,
when Mp-HCB is interrupting a fault current (tax < t < tbr), if it
receives another trip command (due to another fault occurrence), it
should restart the interruption process from t = tax and open the
required DS before opening MB units. This can lead to a delay in
current interruption and consequently higher magnitude of fault
current as it will be growing during the mentioned delay time, which
can reach to 2.25 ms in the worst case.
6.6 Conclusion
The availability of an effective and reliable dc circuit breaker is one
of the main prerequisites for the development of future large multi-
terminal dc grids. Although, the HCB has been proposed as a solution
for this problem, the implementation cost of a few HCBs would be
comparable to that of a modern converter station.
In this chapter, a novel multi-port dc circuit breaker has been
proposed and analyzed. Each port of Mp-HCB can interrupt the
current, independent of the other ports. The proposed device has a
similar time performance compared to the HCB. The analysis implies
that the proposed Mp-HCB requires fewer IGBTs compared to the
typical HCB. For a dc bus with two adjacent transmission lines, Mp-
HCB needs 25% fewer IGBTs as compared to the HCB. As the number
of adjacent lines increases the percentage of saved IGBTs approaches
50%.
Moreover, the proposed device requires smaller size surge arresters
due to less discharge current energy absorption in its surge arresters
as compared to the HCB. The results from this study confirms that the
energy ratings of the surge arresters can be reduced by almost 50%.
Considering the improvements by applying the proposed device, its
implementation cost is expected to be remarkably lower than the cost
of typical HCBs. The future work will concern with the cost-benefit
and reliability studies of the proposed device.
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In addition to the protection problem, a meshed HVdc (M-HVdc)
grid as a complex form of the MT-HVdc grid may face power flow
control problems. Typically, the power flow in the M-HVdc grid is
controlled by regulating the converters’ dc side voltage considering
the transmission line impedance. Due to the M-HVdc grid topology,
there are multiple paths for the current to circulate between two
different nodes. Consequently, some of the transmission lines can be
overloaded because of their lower impedances [22].
Over the last decade, several current flow controller (CFC) devices
have been introduced to solve the power flow problem in M-HVdc
grid [224–229]. The series CFCs demonstrate less power losses and
reduced cost due to their lower voltage requirement and hence the
fewer number of switches. The interline dual H-bridge CFC with
reduced number of switches can be considered as one of the most
efficient CFCs [226].
The coordinated operation of HCBs and CFCs is expectable in
the future M-HVdc grids. As an alternative solution, this chapter
proposes a new device, which benefits from the core idea of typical
HCB [134] and possesses an embedded CFC [226] and therefore can
be named as current flow controlling circuit breaker (CFCCB). The
CFCCB has three ports and can connect a dc bus to two adjacent
transmission lines. The CFCCB can regulate the current in one of
the adjacent lines and upon receiving a trip command can interrupt
the fault current and isolate the faulty line from the dc bus. The
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proposed approach requires fewer number of semiconductor switches
as compared to the typical approach. Moreover, the ratings of required
surge arresters in dcCB part can be reduced remarkably by employing
the proposed device.
This chapter is organized as follows: the CFCCB topology and
operation principles are detailed in sections 7.1 and 7.2, respectively.
The case study model is explained in section 7.3 and section 7.4
provides the analysis of CFCCB operation. The analysis related to the
typical scheme is included in section 7.5. The simulation results are
presented and discussed in section 7.6. A comparison between the
typical approach and the proposed CFCCB is included in section 7.7
and the chapter is concluded in section 7.8.
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7.1 Current Flow Controlling dc Circuit Breaker
The topology of proposed CFCCB is shown in Figure 7.1. The CFCCB
has three terminals and can connect a dc bus to two adjacent trans-
mission lines. The CFCCB consists of main breaker (MBi) units,
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Figure 7.1: Current flow controlling dc circuit
breaker topology.
ultra fast disconnectors (UFDi), surge arresters (SAi), disconnectors
(DSi), seven semiconductor valves and one capacitor. Moreover (Lcb1 )
and (Lcb2 ) are employed as current limiting inductors. The MB units
consist of several semiconductor switches with antiparallel diodes in
series connection. The semiconductor switches are connected in one
direction and hence the MB units are unidirectional. UFD1-UFD3 are
assumed to be similar to the UFDs in typical HCB [134]. DS1-DS3 are
standard high voltage disconnectors to provide the electrical isolation
after CFCCB action. As shown in Figure 7.1, sw1-sw6 together with
capacitor C form an interline dual H-bridge CFC with reduced num-
ber of switches [226]. However, sw4-sw6 are also exploited as load
commutation switches (LCSs). Therefore, sw4-sw6 are also referred
as LCS1-LCS3 in this chapter.
7.2 CFCCB Operation Principles
7.2.1 CFC Bypassed Mode
In this mode, the CFCCB does not control the current and only
maintain the power flow between the dc bus and the adjacent lines.
The equivalent representation of CFCCB in the CFC bypassed mode
is depicted in Figure 7.2(a). Note that the semiconductor switches
are represented by ideal switches in Figure 7.2. In this mode, sw1-
sw3 and sw7 are opened whereas sw4-sw6 are closed. DS1-DS3 and
UFD1-UFD2 are closed while MB1-MB3 are opened. Is can be seen
in the figure, the current can flow between the terminals of CFCCB
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Figure 7.2: Operation stages of current flowing
hybrid dc circuit breaker.
irrespective of its direction.
7.2.2 Active CFC Mode
The equivalent representation of CFCCB in the active CFC mode is
depicted in Figure 7.2(b). In this mode the CFCCB controls the current
in one of the adjacent lines by operating its embedded dual H-bridge
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CFC. Depending on the current direction, the desired voltage can
be generated by selecting a suitable set of states of switches. Table
7.1 illustrates the switching states for both negative and positive
currents. The capacitor voltage is represented by V in Table 7.1. The
current can be controlled using a PI and second order compensator.
The linearized average model of the CFC represented by a couple of
voltage sources can be used to design the current control system [22].
The embedded CFC operation modes and control scheme have been
extensively investigated in [226] and [22]. As shown in Figure 7.2,
i1, i2 and i3 are the currents flowing through terminal 1, 2 and 3 of
CFCCB, respectively. Based on the switching states in Table 7.1, i2
can be controlled only by applying PWM signal to sw6 assuming the
following scenario:
• i3 is incoming current into the CFCCB and i2 and i1 are outgoing
currents.
• The currents are positive.
Positive currents Negative currents
Set sw1 sw6 sw2 V31 V32 Set sw3 sw4 sw5 V31 V32
1 0 0 0 −V −V 9 0 0 0 +V +V
2 0 0 1 −V 0 10 0 0 1 +V 0
3 0 1 0 0 −V 11 0 1 0 0 +V
4 0 1 1 0 0 12 0 1 1 0 0
5 1 0 0 0 0 13 1 0 0 0 0
6 1 0 1 0 +V 14 1 0 1 0 −V
7 1 1 0 +V 0 15 1 1 0 −V 0
8 1 1 1 +V +V 16 1 1 1 −V −V
Table 7.1: Switching states for positive and neg-
ative current scenarios.
7.2.3 Fault Mode
The CFCCB can receive three independent trip commands including
two line faults and one dc bus fault trip commands. Upon receiv-
ing a trip command the corresponding terminal(s) of CFCCB must
interrupt(s) its(their) current(s). Note that the CFCCB may enter to
the fault mode either when it operates in the CFC bypassed or in the
active CFC modes.
Fault on Adjacent Transmission Line
Assume a permanent short circuit fault happens on the line connected
to the terminal 1 of CFCCB. Hence the terminal 1 of CFCCB should
trip and interrupt the fault current. It is assumed that the fault incepts
at time t f and the trip command is received by the CFCCB at time
t1. At time t1, sw1-sw3 should be opened and consequently sw4-sw6
must be closed at time t2. This action redirects the fault current
path into the LCS units and prevents the capacitor from charging
or discharging by reducing its current to zero. Thereafter sw7 can
be opened at time t3 in zero current to ensure that the capacitor is
disconnected from the system. Upon opening of sw7, MB1-MB3 must
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be closed at time t4. The equivalent representation of this stage is
shown in Figure 7.2(c). As can be seen in the figure, the fault current
is shared between MB and LCS units. At time t5, sw4-sw6 should
be opened and commutate the current into the MB units. At this
stage, the current in UFD units is almost zero. Therefore, UFD1 can
be opened at time t6 in order to isolate the terminal 1 of CFCCB
(Faulty line corresponding terminal) from the dc bus and the other
adjacent line. Consequently, sw4-sw6 should be closed at time t7.
Figure 7.2(d) shows the equivalent representation of CFCCB at time
t7. Note that, the current cannot flow through LCS1 due to the open
state of UFD1. Finally, MB1-MB3 opens and redirect the currents into
the SA1-SA3 at tbr. The time period between t7 and tbr is named as
current sharing stage. The current in SA1 will be zero due to the
conduction of antiparallel diodes of MB1. Figure 7.3 illustrates the
sequential operation of CFCCB in the line fault mode. The operation
sequence for a fault on the line connected to terminal 2 of CFCCB are
similar to the explained case. However, in the latter scenario UFD2
must be opened instead of UFD1. To provide the electrical isolation,
the corresponding terminal disconnector (DS) can be opened.
Figure 7.3: Line and bus faults isolation process.
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Fault at dc Bus
Upon detection of a permanent dc bus fault, all adjacent lines must
be isolated from the dc bus. The operation sequence for a bus fault
interruption is illustrated in Figure 7.3. As it is shown in the figure,
the operation sequences for line and bus faults are the same until
time t5. To interrupt a dc bus fault, it is necessary to open both
UFD1 and UFD2 at time t6. For the bus fault interruption there is
no current sharing stage and MB1-MB3 can be directly opened at
time tbr to interrupt the fault current and redirect it into the surge
arresters. Note that the current in SA3 will be zero due the conduction
of the antiparallel diodes of MB3. The bus fault current interruption
is expected to be faster than the line fault scenario due to the lack of
current sharing stage. Finally, the electrical isolation can be provided
by opening DS1−DS3.
Recloser Mode
The recloser mode might be required before completely opening of
the CFCCB. The CFCCB can be reclosed by reclosing MB1-MB3 after
opening the faulty line corresponding UFD. The equivalent circuits of
reclosing mode are equal to Figure 7.2(d) and (f). Finally, in case of a
non-permanent fault, the faulty line corresponding UFD can be again
closed and the CFCCB shifts to its normal conduction state by closing
sw4-sw6 and opening MB1-MB3.
7.3 Case Study Model
The current interruption operation of CFCCB does not depend on
the grid topology. Therefore, an average model of a three-terminal
meshed grid is selected for performing the analysis and simulation.
The three-terminal grid model is shown in Figure 7.4. The trans-
mission lines are modeled using lumped T-equivalent model. The
parameters of test system are illustrated in Table 7.2. The analysis and
simulations are carried out for both proposed and typical schemes.
As illustrated in Figure 7.4, in the typical scheme, a CFC is installed
at bus B1 to regulate the current in line 12. In addition, two HCBs
are installed between two adjacent lines (12 and 13) and the CFC. In
this study, the HCBs from [134] are considered. A detailed schematic
of the HCB is illustrated in Figure 7.5. In the proposed scheme, the
CFC and the HCBs are substituted by the CFCCB (see Figure 7.4).
The CFC control system is designed based on [22] for both typical
and proposed schemes. The parameters of CFC are the same for both
mentioned schemes and are illustrated in Table 7.2.
7.4 Analysis
The operation of embedded CFC has been analyzed in [22,226]. There-
fore, only the current interruption mode of CFCCB is considered in
this section. In order to clarify the differences between the proposed
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Figure 7.4: Average model of three-terminal
grid.
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and the typical methods the analysis are simplified by considering
the following aspects:
• The permanent dc fault and prompt fault interruption strategy are
considered [184,220].
• Voltage at dc buses are assumed to be constant during the dcCB
operation time [222].
• Transmission line and dc bus short circuit faults are modeled by
a voltage source, whose value is equal to the system steady-state
voltage value in normal condition and it changes to 0 V as soon as
a fault happens.
Considering the aforementioned assumptions, the grid model can
be simplified by eliminating the connection between buses B2 and
B3. The simplification can be done due to assumed constant dc bus
voltage during the fault condition. The simplified model for analysis
is depicted in Figure 7.5.
7.4.1 Impact of the Embedded CFC on the Fault Current
The embedded CFC is composed of six switches with their antiparallel
diodes. Due to arrangement of the switches and the capacitor, the
CFC cannot block the fault current until the capacitor is charged up
to the nominal line voltage. The voltage rating of the capacitor lies
in the range of few kilo volts. Therefore, the CFC capacitor must
be disconnected from the fault current path to prevent it from being
charged or discharged. The capacitor can be retained by opening sw1-
sw3 while closing sw4-sw6 and then opening sw7. Considering the
embedded CFC structure, it can be found out that all the switching
states may only change the fault current path inside the CFC and the
fault current may charge or discharge the capacitor. Hence, during the
fault clearing time period (which lies in range of few milliseconds) the
CFC has almost no impact on the fault current. When 0 < t ≤ t2, the
current flows through sw1-sw7 depending on their state. Therefore
considering the scope of chapter the analysis considers the current
equations for t2 < t ≤ tbr.
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Figure 7.5: Equivalent circuit of test system in
presence of CFCCB.
7.4.2 Transmission Line Fault F1 and CFCCB
A low impedance (R f ault ≈ 0Ω) pole-to-ground fault occurs on line 12
at point F1 at t = 0 s. The voltage at fault location (vF1) becomes zero
after fault occurs. The following equations can be given considering
the initial conditions and assumptions:
vF1 (0) = Vdc,
vF1
(
0+
)
= 0,
vj (t) = Vdc; 0 < t ≤ tbr, j = 1, 2, 3,
ij (0) = Ipre,j; j = 1, 2, 3.
(7.1)
In (7.1) vF1(t), vj(t) and Ipre,j represent the voltage at fault location,
dc bus Bj voltage and pre-fault current of port j of the CFCCB. tbr
represents the current interruption instant. The current at port 3 can
be given as follows:
i3 (t) =

iLCS3 (t) , t2 < t ≤ t5
iMB3 (t) , t5 < t ≤ t7
iMB3 (t) + iLCS3 (t) , t7 < t ≤ tbr
iSA3 (t) + iLCS3 (t) , tbr < t ≤ te
, (7.2)
and for port 1:
i1 (t) =

iLCS1 (t) , t2 < t ≤ t5
iMB1 (t) , t5 < t ≤ t7
iMB1 (t) , t7 < t ≤ tbr
iSA1 (t) , tbr < t ≤ te
, (7.3)
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and for port 2:
i2 (t) =

iLCS2 (t) , t2 < t ≤ t5
iMB2 (t) , t5 < t ≤ t7
iMB2 (t) + iLCS2 (t) , t7 < t ≤ tbr
iSA2 (t) + iLCS2 (t) , tbr < t ≤ te
. (7.4)
We replace the sum of half of line 1j inductance (LL1j) and correspond-
ing port current limiting inductor value (Lcbj−1) by L
′
1j:
L′1j = Lcbj−1 +
1
2
LL1j f or j = 1, 2
L′11 = L11 + Lcb11.
(7.5)
Therefore, considering the impact of transmission line lumped T-
equivalent model capacitance during the short fault clearing time
period, the initial rate of rise of current at port 1, which is equal to
that of fault current can be given by:
di1 (0+)
dt
=
Vdc(
(L′11 ‖ L′13) + Lcb1 + L f12
) (7.6)
where L f12 represents the inductance between the CFCCB and the fault
location. The current derivative at the other ports of CFCCB can be
given as: ∣∣∣∣di2 (0+)dt
∣∣∣∣ = L′11(L′11 + L′13)
∣∣∣∣di1 (0+)dt
∣∣∣∣ ,∣∣∣∣di3 (0+)dt
∣∣∣∣ = L′13(L′11 + L′13)
∣∣∣∣di1 (0+)dt
∣∣∣∣ . (7.7)
The current in MB and LCS units can be obtained using (7.2)-(7.4),
(7.6) and (7.7).
Main Breaker (MB) Units
When t4 < t < tbr MB1-MB3 are closed. Therefore, assuming instanta-
neous current commutation at t = t5 the current in MB1 can be given
as:
iMB1 (t) = Ipre,1 +
∣∣∣∣di1 (0+)dt
∣∣∣∣ t (7.8)
The maximum current in MB1 (IMB1max ) happens at t = tbr. The current
in MB2 and MB3 when t4 < t < t7 can be given by:
iMBi (t) = Ipre,i + sgn (i− 2.5)
∣∣∣∣dii (0+)dt
∣∣∣∣ t; i = 2, 3. (7.9)
The maximum current in MB2 and MB3 is reached at t = t7. When
t7 < t < tbr, the current is shared between two mentioned MBs and
their current will be decreased.
7.4. analysis 223
Load Commutation Switch (LCS) Units
As was explained, the LCS switches conduct the current in two pe-
riods of time: i) t2 < t < t5 ii) t7 < t < tbr. In the first stage (when
t2 < t < t5), the current in LCSj for j = 1 and for j = 2, 3 holds the
same equations as (7.8) and (7.9), respectively. The maximum current
in the first stage in the LCS units happens at t = t5. The second
maximum of current in the LCS units occurs at time tbr. Figure 7.2(d)
shows the equivalent circuit of the CFCCB when t5 < t ≤ tbr. The
MBs have several IGBTs in series whereas the LCSs have only few
IGBTs. The on-state voltage drop on an MB can be hundred times
larger than the on-state voltage drop of an LCS. Hence, the voltage
drop on the LCSs can be neglected against that of MB units. Therefore,
the following equation can be given considering Figure 7.2(d):
v′2 ≈ v′3 (7.10)
v′1-v
′
3 are illustrated in Figure 7.2. Based on (7.10), MB2, MB3 can be
considered as parallel branches during the mentioned time period
and their currents will be almost equal. The absolute value of current
in MBj at t = t+7 can be given by:∣∣iMBj (t+7 )∣∣ =
∣∣iMB3 (t−7 )∣∣+ ∣∣iMB2 (t−7 )∣∣
2
; j = 2, 3 (7.11)
Using (7.2), the current in LCSn can be given as follows:
iLCS3
(
t+7
)
= iLCS1
(
t+7
)
=
∣∣iMB3 (t−7 )∣∣− ∣∣iMB2 (t−7 )∣∣
2
(7.12)
The time tbr− t7 lies in the range of tens of microseconds. However,
using the obtained current derivative in (7.6), the second maximum
of current in LCSj for j = 2, 3 can be obtained as:
ILCSjmax2 = iLCSj
(
t+7
)
+
di1 (0+)
dt
· tbr − t7
2
(7.13)
Surge Arresters (SA)
Similar to chapter 6 SA’s parameters are approximated by assuming its
voltage to be constant until its current falls to zero for both proposed
and typical schemes. Neglecting the practical mismatch between
V − I characteristics of surge arresters, the current can be given as:∣∣iSAj∣∣ = ∣∣∣∣ iMB12
∣∣∣∣ ; j = 2, 3
|iSA1| = 0,
(7.14)
The current in SA1 is zero due to the conduction of antiparallel
diodes in MB1. Considering (7.10) it can be assumed that SA2 and
SA3 operate in parallel connection. The rated voltage of each surge
arrester is assumed to be equal to Vr. The transient interruption
voltage across MB2 and MB3 can be given by:
TIV = Vdc +
(
(L′11 ‖ L′13) + Lcb1 + L f12
) IMB1max
te − tbr (7.15)
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The current in SA reaches zero when its voltage falls below its rated
voltage. The maximum required time for SA current to fall to zero
(te − tbr) can be given as:
(te − tbr) ≤
(
(L′11 ‖ L′13) + Lcb1 + L f12
) IMB1max
Vr −Vdc , (7.16)
The maximum absorbed energy in all the surge arresters holds:
ESA,T =
∫ te
tbr
Vr · i1 (t) dt (7.17)
Consequently, the maximum absorbed energy in SAj can be given as:
ESAj =
Vr IMB1max (te − tbr)
4
; j = 2, 3,
ESA1 = 0.
(7.18)
7.4.3 dc Bus Fault F2 and CFCCB
As shown in Figure 7.5, a low impedance pole-to-ground fault (R f ault ≈
0 Ω) occurs at dc bus B1 at time 0 s. The initial conditions and study
assumptions are similar to (7.1) and also similar approach to subsec-
tion 7.4.2 is used for analysis. The current at port j for various time
periods can be given by:
ij (t) =

iLCSj (t) , t2 < t ≤ t5
iMBj (t) , t5 < t ≤ tbr
iSAj (t) , tbr < t ≤ te
; j = 1, 2, 3 (7.19)
The current derivative at ports of CFCCB can be given by:
di3 (0+)
dt
= Vdc
L′12 + L
′
13
L′12L
′
13
,∣∣∣∣dii (0+)dt
∣∣∣∣ = VdcL′1(i+1) ; i = 1, 2.
(7.20)
Main Breaker (MB) Units
The currents in MB units when t5 < t ≤ tbr can be given as:
iMBi (t) =
 Ipre,i −
Vdc
L′1(i+1)
t; i = 1, 2
Ipre,i −Vdc L
′
12+L
′
13
L′12L′13
t; i = 3
(7.21)
The maximum current in MBj (I
MBj
max ) is reached at t = tbr.
Load Commutation Switch (LCS) Units
Despite the line fault scenario, the current in LCS units has one
maximum at t = t5 and can be given as:
ILCSimax (t) =
 Ipre,i −
Vdc
L′1(i+1)
t5; i = 1, 2
Ipre,i −Vdc L
′
12+L
′
13
L′12L′13
t5; i = 3
(7.22)
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Surge Arresters (SA)
The SA current can be given as:
∣∣iSAj∣∣ = ∣∣∣∣ iMB32
∣∣∣∣ , j = 1, 2
|iSA3| = 0.
(7.23)
Depending on the length of adjacent lines, the absorbed energy in
the surge arresters of the CFCCB and also the energy absorption time
(tej − tbr) can be different for each surge arrester. The range of energy
absorption time can be given as:
tej − tbr ≤
L′1(j+1) I
MBj
max
Vr −Vdc , j = 1, 2 (7.24)
where tej is the time when the current in SAj becomes zero. Due
to conduction of antiparallel diode D3, the current in SA3 remains
zero and consequently the absorbed energy in SA3 is also zero. The
absorbed energy in SAj can be given by:
ESAj =
Vr I
MBj
max
(
tej − tbr
)
2
, j = 1, 2 (7.25)
7.5 Typical scheme
In the typical scheme, after receiving a trip command by the corre-
sponding HCB at time t1, its MB unit is closed. Thereafter, the LCS
unit opens at time t2 and consequently MB unit opens at time t3 [139].
Similar line and bus fault scenarios to subsection 7.4.2 to subsections
7.4.2 and 7.4.3 are considered. For sake of brevity, only the most
relevant equations are included in this section.
7.5.1 Transmission Line Fault and HCB
Load Commutation Switch (LCS) Units
The LCS current in CB12 reaches its maximum at t = t2 whereas the
current in LCS unit of CB13 reaches its maximum at t = tbr. The
maximum current in LCS unit of CB12 can be given by:
ILCS12max (t) = Ipre,12 +
∣∣∣∣di12 (0+)dt
∣∣∣∣ t2 (7.26)
and for LCS unit of CB13:
ILCS13max (t) = Ipre,13 −
∣∣∣∣di13 (0+)dt
∣∣∣∣ tbr (7.27)
Main Breaker (MB) Units
It is assumed that only the MB unit of corresponding HCB of the
faulty line is activated. Therefore, the current in MB units of other
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HCBs remain zero. The current in MB unit of CB12 for t2 < t ≤ tbr
can be given as:
IMB12max (t) = Ipre,12 +
∣∣∣∣di12 (0+)dt
∣∣∣∣ t (7.28)
The maximum current in the MB unit in CB12 (IMB12max ) is reached at
time tbr.
Surge Arresters (SA)
The currents in surge arresters of all the HCBs are zero except the
faulty line HCB (SA12). The absorbed energy in the surge arrester can
be given by:
ESA12 =
Vr IMB12max (te − tbr)
2
(7.29)
7.5.2 dc Bus Fault and HCB
Load Commutation Switch (LCS) Units
During the bus fault, all the adjacent HCBs of the faulty dc bus are
activated. The maximum current in the LCS unit of all adjacent HCBs
(ILCS1imax ) can be given as:
ILCS1imax = Ipre,1i −
Vdc
L′1i
t2; i = 2, 3 (7.30)
Main Breaker (MB) Units
The currents of MB units for t2 < t ≤ tbr can be given as:
iMB1i(t) = Ipre,1i − VdcL′1i
t; i = 2, 3 (7.31)
The maximum current in the MB unit (IMB1imax ) is reached at t = tbr.
Surge Arresters (SA)
The absorbed energy in SA1j can be given by (7.32).
ESA1j = Vr I
MB1j
max
(
tej − tbr
)
, j = 2, 3 (7.32)
7.6 Simulation Results
In this section the simulation results of the three-terminal grid (Figure
7.4) for line 12 and dc bus fault scenarios are presented and compared
to the obtained numerical values from the analysis of simplified grid
model in section 7.4. The simulations are carried out using PSCAD.
The non-linear V − I characteristic of surge arresters are also consid-
ered. The transmission lines are protected by standard overcurrent
protection scheme. The line fault trip command is sent to the CFCCB
or the corresponding HCB when the line current exceeds 2.8 kA. The
dc buses are protected by the differential protection scheme. In this
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Transmission Lines Parameters
Lumped T-model Parameters
R [Ω/km] L [mH/km] C [µF/km]
0.01105 3.245 0.382
Length [km]
Line 12 Line 13 Line 23
200 300 200
VSC Parameters
Bus 1 2 3
Capacitance [µF] 1000 1000 1000
Power [MW] 600 - -
V∗i [kV] - 300 300
Droop Constant ki [A/V] - 0.05 0.5
Voltage [kV] 320 320 320
Filter reactor [mH] 10 10 10
CFC Parameters
Nominal Voltage [kV] 4
Capacitor [mF] 10
Switching Frequency [kHz] 2
PI 0.012+ 0.398s
Compensator 0.3421s
2+1.2978s+21.5213
s2+120.5323s+3207.9071
Filter 10.08s+1
Table 7.2: Three-terminal test grid and CFC pa-
rameters.
scheme, when the sum of incoming and outgoing currents at a dc bus
becomes non-zero, the dc bus trip signal is activated. The parameters
of three-terminal grid and CFC are illustrated in Table 7.2.
7.6.1 Power Flow
The currents flowing from the dc bus and the transmission lines
in presence of the CFCCB are depicted in Figure 7.7. Figure 7.7(a),
(b) and (c) depict the currents for dc bus B1, line 13 and 12 fault
scenarios, respectively. The CFCCB operates in CFC bypassed mode
for 0 < t < 2 s. Thereafter the CFCCB changes its operation mode to
active CFC mode at time tCFC = 2 s. The CFCCB regulates the current
in line 12 and increases its flowing current from 1.125 kA to 1.416
kA. Consequently, the current in line 13 decreases to 443 A. In all
scenarios, the fault happens at time t f = 5 s. The behavior of CFCCB
has been found out to be similar to the typical scheme during normal
operation and fault condition from the grid point of view.
7.6.2 Transmission Line Fault
To consider the most sever scenario, a low impedance pole-to-ground
fault (100 mΩ) is placed very close to the CFCCB (distance from
CFCCB is equal to 0 km.) on line 12 at t = 0 s. In the typical approach
CB12 and CB21 and in case of the proposed CFCCB, CB21 and port 1
of the CFCCB should trip. Figure 7.8 and Figure 7.9 show different
waveforms for the proposed and typical schemes, respectively.
The important numerical values obtained from simulation and
analysis are also illustrated in Table 7.3. The interrupted current in
the CFCCB is almost 5% larger than the interrupted current in the
typical scheme due to the additional time that is considered in the
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Figure 7.6: Transmission lines and dc bus cur-
rents in presence of HCB and dual H-bridge
CFC during fault at: a) dc bus B1, b) line 13, c)
line 12.
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Figure 7.7: Transmission lines and dc bus cur-
rents in presence of CFCCB during fault at: a)
dc bus B1, b) line 13, c) line 12.
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modeling of current sharing stage in the CFCCB. As shown in Figure
7.8(b) and Figure 7.9(b), the current in sw1-sw3 in both schemes are
almost equal. However, a large difference in the current of sw4-sw6
can be observed in Figure 7.8(c) and Figure 7.9(c). The absolute value
of current in sw4 and sw6 in the typical scheme reaches almost 10 kA
whereas in sw5 and sw6 in the proposed scheme does not exceed 5
kA.
Figure 7.8(d) depicts the CFCCB capacitor voltage and current and
also the voltage across sw7. The absolute value of voltage across sw7
does not exceed 2.5 kV. As shown in Figure 7.8(f) and Figure 7.9(f),
the fault current is redirected into two surge arresters (SA2 and SA3)
in CFCCB whereas it is handled by one surge arrester in the typical
method.
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Figure 7.8: CFCCB waveforms for a permanent
fault on line 12.
Since the rated voltage of surge arresters in CFCCB are equal to that
of HCBs, the maximum voltage across MB units in both methods are
equal (Figure 7.8(g) and Figure 7.9(g)). Figure 7.8(h) and Figure 7.9(h)
show the absorbed energy in the surge arresters in both methods.
The amount of absorbed energy in each surge arrester in the CFCCB
reaches almost 7.2 MJ whereas it reaches approximately 14 MJ in the
typical scheme.
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Figure 7.9: Typical scheme waveforms for a per-
manent fault on line 12.
0 1 2 3 4 5 6 7 8 9 10 11 12
−20
2
4
6
8
10
12
Ih(
kA
) i
1
i
2
i
3
0 1 2 3 4 5 6 7 8 9 10 11 12
−4
−2
0
2
4
Ih(
kA
) i
SW1
i
SW2
i
SW3
0 1 2 3 4 5 6 7 8 9 10 11 12
−12−8
−40
4
8
12
Ih(
kA
) i
SW4
i
SW5
i
SW6
0 1 2 3 4 5 6 7 8 9 10 11 12
−2−1
0
1
2
3
4
Ih(
kA
) iLCS1
i
LCS2
0 1 2 3 4 5 6 7 8 9 10 11 12
−8
−4
0
4
8
12
Ih(
kA
) iMB1
i
MB2
0 1 2 3 4 5 6 7 8 9 10 11 12
0
2
4
6
8
10
12
Time(ms)
Ih(
kA
) iSA1
i
SA2
0 1 2 3 4 5 6 7 8 9 10 11 12
0
100
200
300
400
500
Time(ms)
V
h(k
V
) v
MB1
v
MB2
0 1 2 3 4 5 6 7 8 9 10 11 12
0
4
8
12
16
Time(ms)
Eh
(M
J) ESA1
E
SA2
(a)
(b)
(c)
(d)
(e)
(f)
(g)
(h)
tf
tbr
t2
t1
tbr
te
Table 7.3: CFCCB and HCB parameters during
line fault.
Parameters
CFCCB (HCB)
CFCCB HCB
Analysis Simulation Analysis Simulation
ILCS1max1 (I
LCS12
max ) [kA] 4.18 4.28 3.20 3.28
ILCS1max2 [kA] 4.48 4.62 - -
IMB1max (IMB12max )[kA] 11.10 10.9 10.43 10.33
ESA1(ESA12)[MJ] 0 0 16.98 13.69
ESA2(ESA13)[MJ] 8.99 7.31 0 0
ESA3[MJ] 8.99 7.38 - -
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The results confirm that the absorbed energy in the surge arrester
in the typical scheme is almost equal to twice the absorbed energy in
each surge arrester in the proposed scheme.
7.6.3 dc Bus Fault
A low impedance pole-to-ground fault (100 mΩ) is placed at bus
B1. In the typical scheme CB11, CB12 and CB13 and in the proposed
scheme CB33 and all the ports of CFCCB should trip. Figure 7.10
and 7.11 depict the results for the proposed and the typical schemes,
respectively.
The most relevant numerical values obtained from analysis and
simulation are illustrated in Table 7.4. The obtained approximated
values from analysis are close to the values obtained from simulation.
Figure 7.10(a) and 7.11(a) show that the behavior of both schemes
from system point of view are similar. As can be seen in Figure 7.10(b)
and 7.11(b) the current in sw1-sw3 for both schemes are equal. Figure
7.10(c) and 7.11(c) show that the current in sw4-sw6 in the typical
scheme may reach higher values as compared to the proposed scheme.
The maximum current in MB12 and MB1 and also in MB13 and MB2
are equal (see Figure 7.10(e) and 7.11(e)).
The absolute value of current in MB3 of CFCCB reaches almost 1.8
kA, which is higher than the current in MB units of CB12 and CB13.
However, this does not necessarily mean that the antiparallel diodes
of MB3 should to be rated for higher current than the antiparallel
diodes of MB1 and MB2. In fact, MB1 and MB2 may be required to
carry higher currents during a line fault and should be rated for that.
Figure 7.10(f) and 7.11(f) illustrate that the maximum current in
the surge arresters of both schemes are equal. In contrary with MB1
and MB2, the current in MB3 does not redirected to the surge arrester
due to explained reason in section 7.4. The absorbed energy in the
surge arresters in the CFCCB and the typical scheme are depicted in
Figure 7.10(h) and 7.11(h), respectively.
Parameters
CFCCB (HCB)
CFCCB HCB
Analysis Simulation Analysis Simulation
ILCS1max (ILCS12max ) [kA] -0.96 -0.98 -1.19 -1.24
ILCS2max (ILCS13max ) [kA] -0.133 -1.151 -0.29 -0.33
ILCS3max (-) [kA] -1.103 -1.13 - -
IMB1max (IMB12max ) [kA] -0.933 -0.81 -0.75 -0.78
IMB2max (IMB13max ) [kA] -1.19 -1.056 -1.059 -1.06
IMB3max (-) [kA] -2.12 -1.84 - -
ESA1(ESA12) [MJ] 0.534 0.442 0.452 0.406
ESA2(ESA13) [MJ] 1.249 0.995 1.056 0.941
ESA3 [MJ] 0 0 - -
Table 7.4: CFCCB and HCB parameters during
bus fault.
7.7 Comparison
The proposed scheme is compared to the typical scheme in this
section. As shown in Figure 7.4, to fully protect a dc bus with 2
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Figure 7.10: CFCCB waveforms for fault at bus
B1.
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adjacent lines and one converter station with an asymmetric monopole
HVdc configuration, 3 HCBs are required in the typical scheme. The
number of HCBs can be doubled in symmetric monopole and bipole
configurations.
Although the comparison study is done for asymmetric monopole
configuration, it is valid for other mentioned configurations. The
HCBs and the CFC can be replaced by the CFCCB. The converter
station HCB (CB11) will not be removed. Therefore, the requirements
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Figure 7.11: Typical scheme waveforms for fault
at bus B1.
of CB11 in both cases are equal and will not be compared and included
in calculations. Table 7.5 compares different aspects of both the
proposed and typical devices assuming t6 ≈ tbr.
7.7.1 CFC
The CFC can be bypassed during the fault either by the explained
method in 7.4.1 or using bypass valves. Considering the method
from 7.4.1 sw4-sw6 are required to carry the fault current till the
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Table 7.5: CFCCB and HCB based Methods pa-
rameter comparison.
Parameter HCB CFCCB
Number of UFDs 2 2
Number of limiting ind. 2 2
Number of surge arresters 2 3
Surge arresters energy E E2
Surge arresters voltage Vr Vr
Number of IGBTs in LCS 2NLCS 0
Number of IGBTs in MB 2VrVCES
3Vr
2VCES
corresponding HCBs interrupt the fault (at time tbr). In contrary, the
same switches in the embedded CFC of CFCCB are only required to
carry the fault current till the the LCS units are opened (at time t5).
In addition, sw4-sw6 are closed at time t7 and share the fault current
with the MB units in the line fault scenario. Comparing (7.30) and
(7.13) imply that sw4-sw6 should be rated for higher current in the
typical scheme than the proposed scheme.
Load Commutation Switches
The CFCCB uses sw4-sw6 of the embedded CFC as the LCSs. In fact,
CFCCB saves all the IGBTs, which are required for implementing the
LCS units (NLCS) in the HCBs. The maximum current in LCS unit
of HCB1j is equal to the first maximum current in LCSj of CFCCB
for the line fault scenario. Depending on the grid topology, the
second maximum current in LCS units of CFCCB might be greater
as compared to the typical HCB. During the dc bus fault condition
the current in LCS2 and LCS3 of CFCCB are equal to the current in
LCS units of HCB11 to HCB12. The current in LCS1 is equal to sum of
currents in LCS2 and LCS3 of CFCCB and therefore is higher than the
currents in other units. Note that the current in LCS1 flows through
its antiparallel diodes during the bus fault. Hence, the current rating
of the IGBTs are equal.
Main Breaker Units
During the line fault the current in corresponding MB units of the
CFCCB and HCB are equal. Similar to the previous subsection, the
antiparallel diodes of MB1 in CFCCB may need to be able to carry
higher current as compared to the other units depending on the fault
identification time and the grid topology. As it is illustrated in Table
7.5 the typical approach requires larger number of IGBTs in MB units
of HCBs as compared to the proposed CFCCB. VCES represents the
collector-emitter blocking voltage of IGBTs in Table 7.5.
Surge Arresters
7.7.2 Rated Voltage
The rated voltage for the surge arrester of the HCB would lie in range
of 1.4Vdc − 1.5Vdc [138,162]. The rated voltage of surge arresters of
CFCCB are also assumed to lie in the same range.
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7.7.3 Discharge Current
(7.14) illustrates that the maximum discharge current in the surge
arresters of the CFCCB in line fault scenario is almost half of the
fault current at the interruption instance. However, the maximum
discharge current in the surge arrester in typical HCB is almost equal
to the interrupted current. Therefore, the maximum discharge current
in the surge arresters of the CFCCB is almost 50% smaller than that
of the typical scheme.
7.7.4 Energy
Transmission Line Fault
In the typical scheme and during the line fault, only the faulty line
HCB interrupts the current and its surge arrester absorbs the energy.
When using the CFCCB the faulted line corresponding surge arrester
does not absorb the energy and the energy absorption is shared
between 2 surge arresters. Using (7.18) and (7.29) and assuming
identical current at the interruption instant in both schemes the ratio
of total absorbed energy in both schemes can be given as:
ECFCCBSA,T
EHCBSA,T
=
1
2
(7.33)
where ECFCCBSA,T and E
HCB
SA,T represents the total absorbed energy in the
surge arresters of CFCCB and HCB, respectively. (7.33) implies that
the energy rating of surge arresters in CFCCB is almost 50% smaller
than that of HCB.
dc Bus Fault
The CFCCB performance during the dc bus fault was found to be
similar to the typical method. Therefore, equal amount of energy is
absorbed in the surge arresters in both schemes.
7.7.5 Ultra-Fast Disconnector
Each HCB has an ultra-fast disconnector (UFD). As shown in Figure
7.1, the CFCCB has 2 UFDs. Therefore, there is no difference in
number of required UFD units for both typical and the proposed
schemes.
7.7.6 Current Limiting Inductors
The number of current limiting inductors in both schemes are iden-
tical. Also, the inductances of current limiting inductors for the
proposed and typical devices are equal.
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7.8 Conclusion
In this chapter, a novel current flow controlling dc circuit breaker
(CFCCB) has been proposed and analyzed. The proposed CFCCB has
three ports and can connect a dc bus to two adjacent transmission
lines. Each port of the CFCCB can interrupt its current, independent of
the other ports and irrespective of the current direction. Furthermore,
the proposed device possesses an embedded interline dual H-bridge
current flow controller (CFC), which can regulate the current in one
of the adjacent transmission lines.
While the proposed device shows similar behavior compared to the
typical scheme from the system level view, it can reduce the require-
ments of different elements of system. The analysis and simulations
imply that the proposed CFCCB requires fewer IGBTs compared to
the typical approach. For a dc bus with two adjacent transmission
lines, CFCCB needs at least 25% fewer IGBTs as compared to the
typical scheme.
Moreover, the proposed device requires smaller size surge arresters
due to the less energy absorption in its surge arresters. In addition,
the maximum current discharge in the surge arresters in the proposed
method is smaller that that of typical method. The results from
this study confirm that the energy and discharge current ratings of
the surge arresters can be reduced by almost 50%. Considering the
improvements by applying the proposed device, its implementation
cost is expected to be remarkably lower than the cost of typical
scheme.
Part V
Conclusions & Future
Work

8
Conclusions
Perhaps I shall survive, perhaps not. I have been known as the commander.
Wherever I am present or am mentioned, I am the king.
Babak Khorramdin, Azarbaijani (Iranian) Revolutionary Leader,
795-838.
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8.1 Surge-less dc Current Interruption
The interruption of dc current causes a large TIV across the current
interrupter device due to the presence of inductive elements in the
current path. The TIV can be clamped to almost 1.5 pu of the system
nominal voltage. Therefore, the dcCB must be designed to withstand
at least under the mentioned voltage level. For instance, in an HVdc
system with voltage of +320 kV, the dcCB must be rated for 480 kV.
The realization of MB unit of such an SSCB or HCB requires series
connection of almost 192 IGBTs with VCE,D = 2.5kV in each direction.
A new SSCB topology has been proposed in chapter 3. The pro-
posed topology is named as Current Releasing dc Circuit Breaker.
The CRCB does not require surge arrester for limiting its TIV since
it does not generate large TIV. Detailed theoretic and computational
analysis show that the TIV across the CRCB can be limited below
1.15 in most severe fault current interruption scenarios. The TIV
across the CRCB depends on the values of its internal resistor and
capacitor. This approach can lead to almost 24% reduction in the TIV
across the dcCB. For instance, the number of required IGBTs in the
aforementioned dcCB example can be decreased to almsot 147 IGBTs.
In addition, the proposed dcCB is a unidirectional dcCB and em-
ploys semiconductor switches only in one direction. Hence, the
number of required semiconductor can be halved as compared to the
typical SSCB.
Despite expectation, the CRCB interrupt the fault current with
lower TIV when the fault is located at the remote end of the trans-
mission line. The results of this study point out that the increase in
cable resistance due to the high frequency components of the dc fault
current and the skin effect, has a strong impact on the magnitude of
TIV across the CRCB. Therefore, the largest TIV across the CRCB is
generated when the fault is very close to the CRCB. This is due to the
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absence of cable frequency dependent resistance between the CRCB
and the fault location.
The CRCB can still operate when its capacitor is 12% undercharged.
The CRCB is not sensitive to the variation in the values of internal
resistor and capacitor. The functionality of CRCB is examined and
validated through implementing a lab-scale prototype. The short
circuit test of the prototype confirms the surge-less operation of the
CRCB.
Additional circuits with low voltage ratings are included in the
CRCB configuration. These circuits guarantee the successful turn-off
of the charging and discharging thyristor banks, which is essential in
the real applications.
8.2 Unidirectional dc Circuit Breakers
The unidirectional SSCBs and HCBs are technically attractive since
they only employ half the number of semiconductor switches re-
quired in the MB unit of the typical bidirectional SSCB and HCBs.
In addition to the number of semiconductor switches, the number
of gate driver circuits, static and dynamic voltage balancing compo-
nents and snubber circuits can be reduced significantly by applying
unidirectional dcCBs. Moreover, the size of cooling system and the
complexity of signaling network can be lowered, notably.
However, the main concern regarding the application of unidirec-
tional dcCBs is their inability in interrupting the fault currents in their
backward direction as it can be required in a dc bus fault scenario.
This thesis suggests a unidirectional protection strategy for MT-HVdc
grid in chapter 4. The results of two sets of study on integration of
the unidirectional dcCBs into the MT-HVdc grid using the proposed
protection strategy confirm that the unidirectional protection strategy
can be utilized for protection of the MT-HVdc grid.
Four types of dcCBs are considered in this study including typical
bidirectional HCB, unidirectional HCB, typical SSCB and the CRCB.
The design procedure of the CRCB is extended to the multi-terminal
HVdc grid and formulated. The internal parameters of CRCB are
calculated based on the simplified design approach. The HCB based
protection system is investigated though two methods for remote
dcCB tripping. The considered methods include a communication-
based method and an overcurrent-based method. The communication-
based method shows better performance as compared to the the
overcurrent-based method.
The results of comparison study for different parameters of HCB
and UHCB imply that the current rating of HCB and the size of
surge arresters are not necessarily different for the bidirectional and
unidirectional strategies. In order to avoid blocking of the MMCs at
healthy buses, slight increase in HCB limiting inductor size or current
rating of MMC’s IGBTs might be required.
Both of the mentioned protection schemes show similar perfor-
mances during dc transmission line faults. The highest transmission
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line fault currents are observed when the fault distance from the
closest dcCB is around 75 km. This distance depends on the cable
characteristics and the protection algorithm response time. The cur-
rent interruption requirements of UCBs are identified to be similar to
those of the BCBs for interrupting possible dc bus fault scenarios.
8.3 Superconducting Fault Current Limiters
The application of superconducting fault current limiters in the me-
shed HVdc grids can reduce the magnitude of the interrupted current
in the dcCBs. The combination of HCB and SFCL has been inves-
tigated in the literature considering the slow protection algorithms.
However, considering the recent developments in the protection algo-
rithms for the dc grids, the future MT-HVdc grids seems to rely on
the fast protection schemes.
This thesis has investigated the application of SFCL in MT-HVdc
grids protected by a fast protection scheme. Due to the nonlinear
impedance characteristic of SFCL and depending on its transition
time and also fault interruption delay, the current may reach higher
values than SFCL limiting current, which is not desirable. Therefore,
suitable SFCL have to be designed in coordination with the rate of rise
of current, fault identification delay and steady-state fault current.
The system analysis implies that the successful fault current limit-
ing in presence of fast protective relaying schemes and fast dc circuit
breakers can be done when the maximum impedance of the SFCL is
high enough to limit the fault current below the normal interruption
current. Additionally, the transition time has to be shorter than the
fault current interruption delay to avoid any unwanted current peak
during quenching process.
The SFCL can reduce the fault current peak and the size of the
current limiting inductor. The impact of reduction in the current
limiting inductors on the MMCs have also been considered. The
results confirm that the MMCs can operate without self-blocking even
during the line endpoint faults.
The reduction in fault current peak and the size of current limiting
inductor can reduce the current requirements of the MB unit of the
HCB the energy absorption requirement of the surge arresters. The
results obtained in chapter 5 show significant reduction in absorbed
energy in the surge arresters of HCBs.
A sensitivity analysis has been carried out in order to assess the
impacts of transition time and critical current on the performance of
current limiting HCB. The sensitivity analysis confirm that decreasing
the transition time of SFCL is always advantageous while the critical
current of the SFCL should not be reduced more than specific values
due to its influence on the fast fault detection scheme. The study
in chapter 5 can be considered as requirement identification study
for application of the SFCL in future MT-HVdc grids. The results
demonstrate that, the SFCLs, which meet the transition time, critical
current and maximum impedance requirements can significantly
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improves the fast protection system performance, independently of
their technology.
8.4 dc Current Interruption Using a Multi-port Device
Although the application of SFCL can reduce the current interruption
requirement of the HCB in MT-HVdc grid, it can be still costly due to
the additional cost of the SFCL. Therefore, the components require-
ment reduction studies must be focused on innovative solutions with
lower demand for additional components.
As a novel solution, a multi-port dc circuit breaker has been pro-
posed and analyzed in chapter 6 of this thesis. Despite the conven-
tional concept of the circuit breakers, the proposed Mp-HCB has
several ports and each port can interrupt the current, independent
of the other ports. From operation time point of view, the proposed
device has a similar performance compared to the HCB.
The required number of semiconductor switches in MB unit of the
proposed Mp-HCB has been reduced significantly. For a dc bus with
two adjacent transmission lines, Mp-HCB needs 25% fewer IGBTs as
compared to the HCB. The reduction in number of IGBTs can be more
notable when the number of adjacent transmission line increases As
the number of adjacent lines increases the percentage of saved IGBTs
approaches 50%.
Furthermore, the size of surge arresters can be reduced notably
in the Mp-HCB due to the less discharge current and lower energy
absorption in its surge arresters as compared to the HCB. The results
obtained in this thesis confirm that the energy ratings of surge ar-
resters can be reduced by almost 50%. Considering the improvements
by applying the proposed device, its implementation cost is expected
to be remarkably lower than the cost of typical HCBs.
8.5 dc Current Flow Control and Interruption
In addition to the previously proposed solutions, this thesis investi-
gates the possibility of development of a novel three-port dcCB which
can also control the power flow in one of the adjacent transmission
lines. The proposed solution is called current flow controlling dc
circuit breaker and has been analyzed in chapter 7.
Similar to the Mp-HCB, each port of the CFCCB can interrupt its
current, independent of the other ports and irrespective of the current
direction. Furthermore, the proposed device possesses an embedded
interline dual H-bridge current flow controller, which can regulate
the current in one of the adjacent transmission lines.
The CFCCB can reduce the requirements of different elements of
system whereas it shows similar performance compared to the typical
scheme from the system level view. The analysis and simulations
confirm that the proposed CFCCB requires fewer IGBTs compared to
the typical approach. For a dc bus with two adjacent transmission
lines, CFCCB needs at least 25% fewer IGBTs as compared to the
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typical scheme.
Moreover, the proposed device requires smaller size surge arresters
due to the less energy absorption in its surge arresters. In addition,
the maximum current discharge in the surge arresters in the proposed
method is smaller that that of typical method. The results from
this study confirm that the energy and discharge current ratings of
the surge arresters can be reduced by almost 50%. Considering the
improvements by applying the proposed device, its implementation
cost is expected to be remarkably lower than the cost of typical
scheme.
8.6 Future Work
The research works included in this thesis have paved the way for
realization of more research works in the future. The medium voltage
implementation of the CRCB proposed in chapter 3 is one of the future
works. More details in design of CRCB including novel snubber and
voltage balancing circuits and adaptive operation of CRCB for wide
range of system parameters will be covered.
A research work considering the impacts of proposed unidirec-
tional protection strategy on backup protection scheme in MT-HVdc
grid is desirable. This study will consider different topologies of
MT-HVdc grid and will assess the performance of unidirectional
strategy in each case. The impacts on the backup protection of each
grid topology will be classified and comparison study considering
the typical protection strategy will be carried out.
The experimental implementation of Mp-HCB is also proposed as
a strongly required future work. Several additional detail theoretic
analysis on the current commutation process from ILCS unit into the
IMB unit of Mp-HCB will be carried out. Detail prototype design
will be done and a test setup representing a multi-terminal grid will
be required. Furthermore, cost-benefit and reliability studies of the
Mp-HCB will be carried out. The failure modes of Mp-HCB will be
identified and an extensive study on multiple fault handling capability
of the Mp-HCB will also be done.
Finally, the prototyping of proposed CFCCB is planned as a future
work. The CFCCB with its distinguished technical features can be
a real player in the future MT-HVdc grid. The implementation of
CFCCB demands for a detail study on the current commutation
process during the current interruption. The developed prototype
can be tested in the prepared test setup for testing the Mp-HCB.
In addition, the reliability study of the proposed CFCCB can be a
timely study. The failure modes of CFCCB must be identified and its
capability in handling simultaneous faults must be assessed.
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Part VI
Appendixes

A
4-Terminal HVdc Grid Model
I can calculate the motion of heavenly bodies, but not the madness of people.
Isaac Newton, Mathematician, Astronomer, and Physicist, 1643-1727
A.1. HVdc System Model
A.2. HVdc Cable ModelA.1 HVdc System Model
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Figure A.1: Test multi-terminal HVdc grid.
A four-terminal meshed HVdc grid model, which was proposed
in [213] is used in this thesis. The system configuration is shown
in Figure A.1. The studied model represents a cable-based meshed
HVdc grid. The investigated system has a symmetric monopole HVdc
configuration and includes four half-bridge MMCs. The MMCs are
modeled by a continuous modeling approach with antiparallel diodes
representing the blocking capability of the MMCs [213].
In the normal condition, MMCs 1 and 2 inject almost 700 MW into
the grid and MMCs 3 and 4 absorb 600 and 800 MW, respectively.
The blocking current threshold of MMCs is set to 3.2 kA in order
to observe the MMC behavior without blocking during sever fault
conditions. The parameters of four-terminal grid are illustrated in
Table A.1.
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Table A.1: Four-terminal HVdc system parame-
ters [213].
Parameter Converter 1, 2, 3 Converter 4
Rated power 900 MVA 1200 MVA
acgrid voltage 400 kV 400 kV
Converter acvoltage 380 kV 380 kV
Transformer, uk 0.15 pu 0.15 pu
Arm capacitance Carm 29.3 µF 39 µF
Arm reactor Larm 84.8 mH 63.6 mH
Arm,resistance Rarm 0.885 Ω 0.67 Ω
dc Bus capacitor Ls 10 µF 10 µF
Bus filter reactor Ls 10 mH 10 mH
A.2 HVdc Cable Model
HVdc transmission lines are modeled based on the XLPE insulated
cable using frequency dependent modeling approach. The cable
consists of central copper conductor with an XLPE insulation, sheath
made of lead and armor made of steel, coaxially surrounding the
main core. The cable cross-sections and properties of material are
illustrated in Figure A.2 and Table A.2, respectively [212]
Figure A.2: HVdc cable cross-section and ar-
rangement.
(1 ) Core
(2 ) Insulator
(3 ) Sheath
(4 ) Insulater
(5 ) Armor
(6 ) Insulator
1 [m]
Aerial: Analytical approximation (Deri-Semlyen)
Underground: Direct numerical integration
Mutual: Analytical approximation (LUCCA)
1 [m]
1 [m]
Table A.2: dc cable data [212].
Layer
Radius
(mm)
Resistivity
(Ωm)
Rel.
permeability
Rel.
permittivity
(1) Core 25.2 1.72×10−8 1 1
(2) Insulator 40.2 - 1 2.3
(3) Sheath 43.0 2.20×10−7 1 1
(4) Insulator 48.0 - 1 2.3
(5) Armor 53.0 1.80×10−7 10 1
(6) Insulator 57.0 - 1 2.1
B
Fault Identification Schemes
The weak can never forgive. Forgiveness is the attribute of the strong.
Mahatma Gandhi, Leader of the Indian Independence Movement,
1869-1948
B.1 Employed Non-unit Fast Protection Scheme
The detailed description of the considered relaying algorithm is given
in [214]. In this section only a brief introduction to the current-based
relaying algorithm is provided. The employed relaying algorithm is
based on local measurements and only uses current sensor readings
to detect and identify faults. Moreover, it can promptly detect faults
before the fault current reaches high values. This algorithm can be
applied to various grid configurations. Furthermore, the employed
relaying algorithm is not sensitive to measurement noise and can
distinguish between faults and other system transients.
VSC x
AC
Bx
L xn
L xi
L x1
L xxCBxx
CBxn
CBxi
CBx1
Sxn
Sxi
Sx1
Sxx
Breaker
Coordination 
Bus x Fault 
Detection Algorithm
Bus n and L    Fault 
Detection Algorithm
xn
Bus i and L   Fault 
Detection Algorithm
xi
Bus 1 and L    Fault 
Detection Algorithm
x1Protection
Algorithm
ixn
ixi
ix1
ixx
Txx TxnTx1 Txi
Figure B.1: dc bus x layout and its associated
FDI unit
As it is explained in [214], one fault detection and identification
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(FDI) unit is associated with each dc bus terminal. Figure B.1 shows
the dc bus x layout and its associated FDI unit. The inputs to this FDI
unit are provided by sensors Sj and Sxj (j ∈ Cx where Cx corresponds
to the set of all the lines connected to bus x). Trip signals Txx and
Tx j are the outputs of the FDI unit associated with dc bus x. Since
each FDI unit only uses the current measurements at its associated
bus level, its relaying algorithm is considered to be a local one.
Each FDI unit includes three types of modules:
• dc bus fault detection
• Transmission line fault detection
• Breaker coordination
Each FDI unit includes one bus fault detection module, one breaker
coordination module and n line fault detection modules, where n is
the number of transmission lines connected to the associated dc bus
terminal.
B.2 Bus Fault Detection Module
The bus fault detection module uses a different algorithm than that
of the line fault detection module to detect the faults at dc bus ter-
minals and, consequently, distinguishes between bus and line faults.
Distinguishing between bus and line faults is particularly essential
for cases where a line fault occurs at a location close to a bus ter-
minal. If bus faults are not explicitly detected, such fault scenarios
might be misidentified as bus faults and might result in erroneous
trip signals. The inputs to the bus fault detection module x are the
measurements ixx and ixj from all sensors associated with bus x. In
the bus fault detection module, the sum of all the inputs is compared
with a threshold THB. A near-zero value can be selected for THB to
properly detect bus faults while accounting for measurement noise. If
the sum is greater than the threshold, a bus fault is detected and the
trip signal Txx becomes one and remains one until the fault is cleared
[214].
In the bidirectional protection strategy, all the dcCBs associated
with Bx are tripped and the bus fault is cleared quickly. In the unidi-
rectional protection scheme, the trip signals are sent to all associated
dcCBs but only CBxx is able to interrupt the current. Therefore, the
fault current flowing from the converter is interrupted while fault
currents in adjacent transmission lines keep flowing in the back-
ward direction of corresponding dcCBs (CBxj). Thereafter, these fault
currents (ixj) are detected and interrupted by the remote dcCBs of
adjacent transmission lines (CBjx).
B.3 Line Fault Detection Module
The inputs to line Lxj fault detection module of FDI unit x is the
current measurement of sensor Sxj, Figure B.1. In this module, fault
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detection is carried out using a signal derived from the current mea-
surement ixj. This signal is the deviation of the last current sample
from its moving average with a window size of 20 samples. Figure B.2
shows the three criteria evaluated in the line fault detection module,
i.e., potential fault detection, selectivity, and reliability.
The potential fault detection criterion identifies any disturbances in
the measured signals by detecting a local maximum in the signal. The
reliability criterion distinguishes between transients caused by faults
on the associated transmission lines and other system disturbances,
e.g., trip of dcCBs, faults on other transmission lines, line outage, or
operating point variations. In this criterion, the value of ixj at the
instant that the local maximum of is detected, is compared against its
maximum value. When both potential fault and reliability criteria are
satisfied, the selectivity criterion is evaluated. The selectivity criterion
ensures that a breaker only trips if a fault occurs on the line where it
is located. In this criterion, the signal is compared against a threshold
THL. The threshold value can be selected as any values between the
minimum of for faults on Lxj and the maximum of for faults on lines
adjacent to Lxj. If the selectivity criterion is satisfied, an actual line
fault is detected.
Moving 
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Reliability 
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Figure B.2: Line Lxj fault detection module of
FDI unit x
B.4 Breaker Coordination Module
In the breaker coordination module, based on the outputs of all the
line fault detection modules and the bus fault detection module, the
trip signals for the responsible breakers are generated. The trip signals
generation relies on three principles:
• If a bus fault is detected, the trip signals Tx j for all breakers located
at the lines connected to the faulted bus become one.
• If a line Lxj fault is detected, Tx j becomes one unless the trip signal
for an adjacent breaker is already one.
• If neither a bus fault, nor an actual line fault are detected, normal
condition is declared.
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Abbreviations
AAC Alternate-Arm Converter
ac Alternating Current
ACSR Aluminium-Conductor Steel-Reinforced
ADS Accessory Discharging Switch
ANPC Active Neutral Point Clamped
ASCB Active Short Circuit Breaker
BCB Bidirectional dc Circuit Breaker
BS Bypass Switch
CB Circuit Breaker
CC Commutating Circuit
CEPRI China Electric Power Research Institute
CFCCB Current Flow Controlling dc Circuit Breaker
CFI Crossed Field Interrupt
CRCB Current releasing dc Circuit Breaker
CS Closing Switch
CSC Current-Source Converter
CWT Continuous Wavelet Transform
dc Direct Current
dcCB Direct Current Circuit Breaker
DS Disconnector
EMTP Electro Magnetic Transients Program
ETO Emitter Turn Off
EU European Union
270 advanced hvdc circuit breakers
FACTS Flexible AC Transmission Systems
FCC Forced Current Commutation
FCL Fault Current Limitter
FDI Fault Detection and Identification
GDP Gross Domestic Product
GHG Greenhouse Gases
GTO Gate Turn-Off Thyristor
HCB Hybrid dc Circuit Breaker
HTSC High Temperature Superconducting
HVac High-Voltage Alternating Current
HVdc High-Voltage Direct Current
IEA International Energy Agency
IGBT Insulated-Gate Bipolar Transistor
IGCT Integrated Gate-Commutated Thyristors
ILCS Integrated Load Commutating Switch
IMB Integrated Main Breaker
IPCC Intergovernmental Panel on Climate Change
JFET Junction Gate Field-Effect Transistor
KIF Key Impact Factor
KVL Kirchhoff’s Voltage Law
LCC Line-Commutated Converter
LCS Load Commutating Switch
MB Main Breaker
MCB Elctro-Mechanical dc Circuit Breaker
M-HVdc Meshed High-Voltage Direct Current
MMC Modular Multilevel Converter
MOV Metal-Oxide Varistor
Mp-HCB Multi-port Hybrid dc Circuit Breaker
abbreviations 271
MSG Multiple Series Gaps
MT-HVdc Multi-Terminal High-Voltage Direct Current
MVdc Medium-Voltage Direct Current
NBS Neutral Bus Switch
NPC Neutral Point Clamped
OHL Overhead lines
OVP Over Voltage Protection
PCC Point of Common Coupling
p-ETO p-Type Emitter Turn Off
PI Proportional-integral
pu Per Unit
PUC Packed U-Cell
PWM Pulse-Width Modulation
SA Surge Arrester
SCR Silicon-Controlled Rectifier
SFCL Superconducting Fault Current Limiter
SHE Selective Harmonic Elimination
SM Submdule
SSCB Solid-state dc Circuit Breaker
STATCOM Static Synchronous Compensator
TIV Transient Interruption Voltage
TRV Transient Recovery Voltage
UFD Ultra-Fast Mechanical Disconnectror
UN United Nations
UNFCCC United Nations Framework Convention on Climate Change
US The United States
UCB Unidirectional dc Circuit Breaker
UCB Unidirectional Hybrid dc Circuit Breaker
US EPA United States Environmental Protection Agency
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VI Vacuum Interrupter
VSC Voltage-Source Converter
WBG Wide Band Gap
YBCO Yttrium Barium Copper Oxygen
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